

# FireBridge II

# 82C814

# **Docking Station Controller**

Data Book

Revision: 1.0 912-3000-047 January 08, 1998

### Copyright

Copyright © 1997, OPTi Inc. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of OPTi Incorporated, 888 Tasman Drive, Milpitas, CA 95035.

### Disclaimer

OPTi Inc. makes no representations or warranties with respect to the design and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, OPTi Inc. reserves the right to revise the design and associated documentation and to make changes from time to time in the content without obligation of OPTi Inc. to notify any person of such revisions or changes.

Note: Before designing contact OPTi for latest Product Alerts, Applications Notes, and Errata for this product line.

### Trademarks

OPTi and OPTi Inc. are registered trademarks of OPTi Inc. All other trademarks and copyrights are the property of their respective holders.

# OPTi Inc.

888 Tasman Drive Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001 www.opti.com

# **Table of Contents**

1.0 Features						
2.0	Ove	rview		1		
3.0	Sigr	nal Defi	nitions	2		
	3.1	Termin	ology/Nomenclature Conventions	2		
	3.2	Signal	Descriptions	6		
		3.2.1	Host Interface PCI Signals	6		
		3.2.2	Docking Control and Sense Signals	7		
		3.2.3	PCI Docking Interface Pins	7		
		3.2.4	Interrupt Interface Pins	9		
		3.2.5	Power and Ground Pins	9		
	3.3	Strap-S	elected Interface Options	10		
	3.4	Interna	I Resistors	11		
4.0	Fun	ctional	Description	. 13		
	4.1	OPTi D	ocking Station Controller Chipset	13		
	4.2	Chipse	t Compatibility	13		
	4.3	Interfac	ce Overview	13		
	4.4	Device	Type Detection Logic	14		
	4.5	Primar	y PCI Bus	15		
	4.6	PCI-to-	CardBus Bridge	15		
		4.6.1	Configuration Cycle			
		4.6.2	Cycle from Host to Docking Interface			
		4.6.3	Master Cycle from Docking Interface			
		4.6.4	Inability to Complete a Posted Write			
		4.6.5	Cycle Termination by Target			
			4.6.5.1 Posted Write Termination			
			4.6.5.2 Non-Posted Write Termination			
			4.6.5.3 Read (Prefetched or Non-Prefetched) Termination	16		



# Table of Contents (cont.)

	4.7	PCI Do	ocking Station Operation	17
		4.7.1	Introduction	17
		4.7.2	Procedure	17
		4.7.3	Initial Setup	17
		4.7.4	Action Upon Attachment of Dock	18
	4.8	Status	Change Service Routine	19
		4.8.1	Docking Event	19
		4.8.2	Undocking Event	19
		4.8.3	Notes on Undocking	19
		4.8.4	Retest	19
		4.8.5	PCI Clock Buffering	20
	4.9	Interru	ıpt Support	20
		4.9.1	PCI INTx# Implementation	20
		4.9.2	IRQ Driveback Logic	20
		4.9.3	Compaq Serial IRQ Implementation	21
			4.9.3.1 Operation	21
5.0	82C	814 Re	egister Set	23
5.0	82C 5.1		egister Set	
5.0		Regist	•	23
5.0	5.1 5.2	Registe Base R	er State on Device Removal	23
5.0	5.1	Registe Base R	er State on Device Removal Register Group 4-Specific Register Group	23 23 31
5.0	5.1 5.2	Registe Base R 82C814	er State on Device Removal Register Group 4-Specific Register Group CLKRUN#	23 23 
5.0	5.1 5.2	Registe Base R 82C814 5.3.1	er State on Device Removal Register Group 4-Specific Register Group	23 23 31 31 31
5.0	5.1 5.2	Regista Base R 82C814 5.3.1 5.3.2 5.3.3	Cer State on Device Removal	23 23 31 31 31 31 31
5.0	5.1 5.2 5.3	Regista Base R 82C814 5.3.1 5.3.2 5.3.3	Seer State on Device Removal	23 23 31 31 31 31 31 31 31 31
5.0	5.1 5.2 5.3	Regista Base R 82C814 5.3.1 5.3.2 5.3.3 CardBa 5.4.1	<ul> <li>Ser State on Device Removal</li></ul>	23 23 31 31 31 31 31 31 31 34
5.0	5.1 5.2 5.3 5.4	Regista Base R 82C814 5.3.1 5.3.2 5.3.3 CardBa 5.4.1	Seer State on Device Removal	23 23 31 31 31 31 31 31 34 34 34 34
5.0	5.1 5.2 5.3 5.4	Regista Base R 82C814 5.3.1 5.3.2 5.3.3 CardBo 5.4.1 Dockin	Seer State on Device Removal.         Register Group         4-Specific Register Group         CLKRUN#         Slot Buffer Enable, Slew Rate, and Threshold Control.         Dual ISA Buses         us Register Group         Power Control         ng Station Window Selection Group	23 23 31 31 31 31 31 31 31 34 34 34 36
5.0	5.1 5.2 5.3 5.4	Regista Base R 82C814 5.3.1 5.3.2 5.3.3 CardBo 5.4.1 Dockin	Seer State on Device Removal.         Register Group         4-Specific Register Group         CLKRUN#         Slot Buffer Enable, Slew Rate, and Threshold Control.         Dual ISA Buses         us Register Group         Power Control.         ng Station Window Selection Group.         Docking Station Window Registers         5.5.1.1       Cycle Decoding.         5.5.1.2       Cycle Trapping.	23 23 23 31 31 31 31 31 31 34 34 34 34 34 34 33 37 37
5.0	5.1 5.2 5.3 5.4	Regista Base R 82C814 5.3.1 5.3.2 5.3.3 CardBo 5.4.1 Dockin	Seer State on Device Removal	23 23 23 31 31 31 31 31 31 34 34 34 34 34 34 33 37 37



# Table of Contents (cont.)

6.0	Elec	trical Ratings	43
	6.1	Absolute Maximum Ratings	.43
	6.2	DC Characteristics: VCC = 3.3V or 5.0V ±5%, TA = 0°C to +70°C	.43
	6.3	AC Characteristics	.44
	6.4	AC Timing Diagrams	.45
7.0	Мес	hanical Package Outline	47
Арр	endix	A IRQ Driveback Protocol	49
	A.1	Driveback Cycle Format	.49
	A.2	Edge vs Level Mode, IRQ Polarity	. 50
	A.3	Host Handling of IRQ Driveback Information	. 50



Table of Contents (cont.)



Page vi January 08, 1998

# List of Figures

Figure 2-1	Multiple ISA Bus Support and Cascadeable Docking	1
Figure 3-1	Pin Diagram	3
Figure 3-2	Power-Up Timing	11
Figure 4-1	82C814 Organization	
Figure 6-1	Setup Timing Waveform	45
Figure 6-2	Hold Timing Waveform	45
Figure 6-3	Output Delay Timing Waveform	45
Figure 7-1	144-Pin LQFP, Low-Profile Quad Flat Pack	47
Figure A-1	IRQ Driveback Cycle High-Priority Request	49



912-3000-047 Revision: 1.0



Page viii January 08, 1998

# List of Tables

Table 3-2Numerical Pin Cross-Reference List4Table 3-3Alphabetical Pin Cross-Reference List5Table 3-4Strap Options for 82C814 Configurations10Table 3-5Internal Keeper Resistor Scheme11Table 4-1Device Detection (CardBus Rules)14Table 4-2CLKRUN# Control Bits15Table 4-3Translation Feature Configuration Bit15Table 4-4Write Posting Associated Registers16Table 4-5Summary of Typical Settings (using IRQ5 for SMI)18Table 4-6Register used to Delay Internal PCICLK to Compensate for Trace Delays20Table 5-1Base Register Group - PCICFG 00h-4Fh23Table 5-2Specific Register Group - PCICFG 50h-5Fh32Table 5-3CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh36Table 5-4CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh37Table 5-5Docking Station Access Windows37Table 5-7PCI Power Management Registers - PCICFG F0h-FFh41Table 5-7PCI Power Management Registers - PCICFG F0h-FFh42Information Provided on a Driveback Cycle42Information Provided on a Driveback Cycle45Table 5-7PCI	Table 3-1	Signal Definitions Legend	2
Table 3-4Strap Options for 82C814 Configurations.10Table 3-5Internal Keeper Resistor Scheme.11Table 3-5Internal Keeper Resistor Scheme.14Table 4-1Device Detection (CardBus Rules).14Table 4-2CLKRUN# Control Bits.15Table 4-3Translation Feature Configuration Bit.15Table 4-4Write Posting Associated Registers.16Table 4-5Summary of Typical Settings (using IRQ5 for SMI)18Table 4-6Register used to Delay Internal PCICLK to Compensate for Trace Delays.20Table 4-7Compaq SIRQ Control Bits.21Table 5-1Base Register Group - PCICFG 00h-4Fh.23Table 5-2Specific Register Group - PCICFG 50h-5Fh.32Table 5-3CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh.34Table 5-4CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh.37Table 5-5Docking Station Access Windows37Table 5-6Docking Station Window Registers - PCICFG 60h-FFh.31Table 5-7PCI Power Management Registers - PCICFG F0h-FFh.41Table 4-1Information Provided on a Driveback Cycle.49	Table 3-2	Numerical Pin Cross-Reference List	4
Table 3-5Internal Keeper Resistor Scheme.11Table 4-1Device Detection (CardBus Rules)14Table 4-2CLKRUN# Control Bits15Table 4-3Translation Feature Configuration Bit15Table 4-4Write Posting Associated Registers.16Table 4-5Summary of Typical Settings (using IRQ5 for SMI)18Table 4-6Register used to Delay Internal PCICLK to Compensate for Trace Delays.20Table 4-7Compaq SIRQ Control Bits.21Table 5-1Base Register Group - PCICFG 00h-4Fh23Table 5-2Specific Register Group - PCICFG 50h-5Fh.32Table 5-3CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh34Table 5-4CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh35Table 5-5Docking Station Access Windows37Table 5-6Docking Station Window Registers - PCICFG 80h-EFh37Table 5-7PCI Power Management Registers - PCICFG F0h-FFh41Table 4-1Information Provided on a Driveback Cycle.49	Table 3-3	Alphabetical Pin Cross-Reference List	5
Table 4-1Device Detection (CardBus Rules)14Table 4-2CLKRUN# Control Bits15Table 4-3Translation Feature Configuration Bit15Table 4-4Write Posting Associated Registers16Table 4-5Summary of Typical Settings (using IRQ5 for SMI)18Table 4-6Register used to Delay Internal PCICLK to Compensate for Trace Delays20Table 4-7Compaq SIRQ Control Bits21Table 5-1Base Register Group - PCICFG 00h-4Fh23Table 5-2Specific Register Group - PCICFG 50h-5Fh32Table 5-3CardBus Register Set in System Memory34Table 5-4CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh35Table 5-5Docking Station Access Windows37Table 5-6Docking Station Window Registers - PCICFG 70h-FFh37Table 5-7PCI Power Management Registers - PCICFG F0h-FFh41Table A-1Information Provided on a Driveback Cycle49	Table 3-4	Strap Options for 82C814 Configurations	10
Table 4-2CLKRUN# Control Bits15Table 4-3Translation Feature Configuration Bit15Table 4-4Write Posting Associated Registers16Table 4-5Summary of Typical Settings (using IRQ5 for SMI)18Table 4-6Register used to Delay Internal PCICLK to Compensate for Trace Delays20Table 4-7Compaq SIRQ Control Bits21Table 5-1Base Register Group - PCICFG 00h-4Fh23Table 5-2Specific Register Group - PCICFG 50h-5Fh32Table 5-3CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh35Table 5-4CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh35Table 5-5Docking Station Access Windows37Table 5-6Docking Station Window Registers - PCICFG 70h-FFh41Table 5-7PCI Power Management Registers - PCICFG F0h-FFh41Table A-1Information Provided on a Driveback Cycle49	Table 3-5	Internal Keeper Resistor Scheme	11
Table 4-3Translation Feature Configuration Bit15Table 4-4Write Posting Associated Registers16Table 4-5Summary of Typical Settings (using IRQ5 for SMI)18Table 4-6Register used to Delay Internal PCICLK to Compensate for Trace Delays20Table 4-7Compaq SIRQ Control Bits21Table 5-1Base Register Group - PCICFG 00h-4Fh23Table 5-2Specific Register Group - PCICFG 50h-5Fh32Table 5-3CardBus Register Set in System Memory34Table 5-4CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh35Table 5-5Docking Station Access Windows37Table 5-6Docking Station Window Registers - PCICFG 80h-EFh37Table 5-7PCI Power Management Registers - PCICFG F0h-FFh41Table A-1Information Provided on a Driveback Cycle49	Table 4-1	Device Detection (CardBus Rules)	14
Table 4-4Write Posting Associated Registers.16Table 4-5Summary of Typical Settings (using IRQ5 for SMI)18Table 4-6Register used to Delay Internal PCICLK to Compensate for Trace Delays.20Table 4-7Compaq SIRQ Control Bits.21Table 5-1Base Register Group - PCICFG 00h-4Fh23Table 5-2Specific Register Group - PCICFG 50h-5Fh.32Table 5-3CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh34Table 5-4CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh35Table 5-5Docking Station Access Windows37Table 5-6Docking Station Window Registers - PCICFG 80h-EFh37Table 5-7PCI Power Management Registers - PCICFG F0h-FFh41Table A-1Information Provided on a Driveback Cycle.49	Table 4-2	CLKRUN# Control Bits	15
Table 4-5Summary of Typical Settings (using IRQ5 for SMI)18Table 4-6Register used to Delay Internal PCICLK to Compensate for Trace Delays20Table 4-7Compaq SIRQ Control Bits21Table 5-1Base Register Group - PCICFG 00h-4Fh23Table 5-2Specific Register Group - PCICFG 50h-5Fh32Table 5-3CardBus Register Set in System Memory34Table 5-4CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh35Table 5-5Docking Station Access Windows37Table 5-6Docking Station Window Registers - PCICFG 80h-EFh37Table 5-7PCI Power Management Registers - PCICFG F0h-FFh41Table A-1Information Provided on a Driveback Cycle49	Table 4-3	Translation Feature Configuration Bit	15
Table 4-6Register used to Delay Internal PCICLK to Compensate for Trace Delays.20Table 4-7Compaq SIRQ Control Bits.21Table 5-1Base Register Group - PCICFG 00h-4Fh23Table 5-2Specific Register Group - PCICFG 50h-5Fh.23Table 5-3CardBus Register Set in System Memory.34Table 5-4CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh.35Table 5-5Docking Station Access Windows37Table 5-6Docking Station Window Registers - PCICFG 80h-EFh.37Table 5-7PCI Power Management Registers - PCICFG F0h-FFh.41Table A-1Information Provided on a Driveback Cycle.49	Table 4-4	Write Posting Associated Registers	16
Table 4-7Compaq SIRQ Control Bits.21Table 5-1Base Register Group - PCICFG 00h-4Fh23Table 5-2Specific Register Group - PCICFG 50h-5Fh.32Table 5-3CardBus Register Set in System Memory34Table 5-4CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh35Table 5-5Docking Station Access Windows37Table 5-6Docking Station Window Registers - PCICFG 80h-EFh37Table 5-7PCI Power Management Registers - PCICFG F0h-FFh41Table A-1Information Provided on a Driveback Cycle.49	Table 4-5	Summary of Typical Settings (using IRQ5 for SMI)	18
Table 5-1Base Register Group - PCICFG 00h-4Fh23Table 5-2Specific Register Group - PCICFG 50h-5Fh32Table 5-3CardBus Register Set in System Memory34Table 5-4CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh35Table 5-5Docking Station Access Windows37Table 5-6Docking Station Window Registers - PCICFG 80h-EFh37Table 5-7PCI Power Management Registers - PCICFG F0h-FFh41Table A-1Information Provided on a Driveback Cycle49	Table 4-6	Register used to Delay Internal PCICLK to Compensate for Trace Delays	20
Table 5-2Specific Register Group - PCICFG 50h-5Fh.32Table 5-3CardBus Register Set in System Memory34Table 5-4CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh.35Table 5-5Docking Station Access Windows37Table 5-6Docking Station Window Registers - PCICFG 80h-EFh.37Table 5-7PCI Power Management Registers - PCICFG F0h-FFh.41Table A-1Information Provided on a Driveback Cycle.49	Table 4-7	Compaq SIRQ Control Bits	21
Table 5-3CardBus Register Set in System Memory34Table 5-4CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh35Table 5-5Docking Station Access Windows37Table 5-6Docking Station Window Registers - PCICFG 80h-EFh37Table 5-7PCI Power Management Registers - PCICFG F0h-FFh41Table A-1Information Provided on a Driveback Cycle49	Table 5-1	Base Register Group - PCICFG 00h-4Fh	23
Table 5-4CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh35Table 5-5Docking Station Access Windows37Table 5-6Docking Station Window Registers - PCICFG 80h-EFh37Table 5-7PCI Power Management Registers - PCICFG F0h-FFh41Table A-1Information Provided on a Driveback Cycle49	Table 5-2	Specific Register Group - PCICFG 50h-5Fh	32
Table 5-5Docking Station Access Windows37Table 5-6Docking Station Window Registers - PCICFG 80h-EFh37Table 5-7PCI Power Management Registers - PCICFG F0h-FFh41Table A-1Information Provided on a Driveback Cycle49	Table 5-3	CardBus Register Set in System Memory	34
Table 5-6Docking Station Window Registers - PCICFG 80h-EFh37Table 5-7PCI Power Management Registers - PCICFG F0h-FFh41Table A-1Information Provided on a Driveback Cycle49	Table 5-4	CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh	35
Table 5-7PCI Power Management Registers - PCICFG F0h-FFh41Table A-1Information Provided on a Driveback Cycle	Table 5-5	Docking Station Access Windows	37
Table A-1         Information Provided on a Driveback Cycle	Table 5-6	Docking Station Window Registers - PCICFG 80h-EFh	37
	Table 5-7	PCI Power Management Registers - PCICFG F0h-FFh	41
Table A-2         Information Provided on a Optional Data Phase 2 of IRQ Driveback Cycle         50	Table A-1	Information Provided on a Driveback Cycle	49
	Table A-2	Information Provided on a Optional Data Phase 2 of IRQ Driveback Cycle	50





Page x January 08, 1998



# **Docking Station Controller**

# 1.0 Features

- Provides true hot docking and undocking
- PCI Power Management Compliant
- Supports 3.3V or 5.0V PCI dock
- Host PCI bus can be 3.3V or 5.0V
- Host and Docking PCI buses can be asynchronous
- Works in conjunction with OPTi PCI-to-ISA bridge to provide reliable ISA support on the dock
- Provides eight windows, selectable for memory or I/O
- · Offers additional fixed window for VGA
- Supports INTA#, INTB#, INTC#, INTD#
- · Supports four bus masters
- Generates PCI clocks for four devices
- Supports cascadeable docking with multiple 82C814 controllers
- Bridge solution increases primary PCI bus bandwidth by off-loading transactions into buffers
- · Supports external bus arbiter for secondary PCI bus
- Packaged in 144-pin LQFP (Low-profile Quad Flat Pack)

# 2.0 Overview

This document describes the OPTi 82C814 Docking Station Controller, a true bridge docking solution that allows software to treat the docking station like a dynamically insertable/ removable CardBus card.


The PCI software interface conforms to the CardBus header layout, instead of the PCI-to-PCI bridge header layout, to overcome the limitations of PCI-to-PCI bridges.

The docking controller implements a true PCI-PCI bridge with full buffering and synchronous or asynchronous operation.

Figure 2-1 illustrates the flexibility of the device, including its ability to support multiple ISA buses when used with an OPTi PCI-to-ISA Bridge.

**Note:** This document describes Revision 1.0 of the 82C814 chip.

### Figure 2-1 Multiple ISA Bus Support and Cascadeable Docking



# 3.0 Signal Definitions

The 82C814 chip provides a primary interface which is PCIbased. It also provides an independent attachment interface, which can be switched on and off dynamically.

# 3.1 Terminology/Nomenclature Conventions

The "#" symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "#" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms "assertion" and "negation" are used extensively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signals. The term "assert", or "assertion" indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term "negate", or "negation" indicates that a signal is inactive.

The 82C814 has some pins that have multiple functions (denoted by "+" in the pin name). These functions are either:

- cycle-multiplexed (always enabled and available when a particular cycle is in progress),
- a strap option (configured at reset),
- or selected via register programming.

The tables in this section use several common abbreviations. Table 3-1 lists the mnemonics and their meanings.


Mnemonic	Description
CMOS	CMOS-level compatible
Dcdr	Decoder
Ext	External
G	Ground
I	Input
I/O	Input/Output
Int	Internal
Mux	Multiplexer
0	Output
OD	Open drain (open-collector) CMOS- level compatible
Р	Power
PD	Pull-down resistor
PU	Pull-up resistor
S	Schmitt-trigger TTL-level compatible
TTL	TTL-level compatible

 Table 3-1
 Signal Definitions Legend



Page 2 January 08, 1998

Figure 3-1 Pin Diagram





# Table 3-2 Numerical Pin Cross-Reference List

Pin No.	Pin Name	Pin Type									
1	AD7	I/O	35	C_VCC	Р	73	C_VCC	Р	111	AD23	I/O
2	AD6	I/O	36	CAD11	I/O	74	CCLK3	0	112	AD22	I/O
3	AD5	I/O	37	CAD12	I/O	75	GND	G	113	AD21	I/O
4	AD4	I/O	38	CAD13	I/O	76	CAD31	I/O	114	AD20	I/O
5	AD3	I/O	39	CAD14	I/O	77	CRST#	0	115	AD19	I/O
6	AD2	I/O	40	CAD15	I/O	78	CREQ0#	I	116	GND	G
7	GND	G	41	CC/BE1#	I/O	79	CGNT0#	0	117	AD18	I/O
8	AD1	I/O	42	CAD16	I/O	80	CREQ1#	I	118	AD17	I/O
9	AD0	I/O	43	CPAR	I/O	81	CGNT1#	0	119	AD16	I/O
10	CLKRUN#	I/O	44	GND	G	82	CREQ2#	I	120	C/BE2#	I/O
11	IRQLATCH	I/O	45	CSERR#	I/O	83	CGNT2#	0	121	FRAME#	I/O
	INTA#	I/O	46	CPERR#	I/O	84	CREQ3#	I	122	IRDY#	I/O
12	INTB#	I/O	47	CBLOCK#	I/O	85	CGNT3#	0	123	TRDY#	I/O
13	VENID	0	48	CSTOP#	I/O	86	PCIRQ0#	I	124	GND	G
	EXTCLK	I	49	CDEVSEL#	I/O	87	PCIRQ1#	I	125	PCICLK	I
	INTC#	I/O	50	CTRDY#	I/O	88	GND	G	126	VCC	Р
14	VCC	Р	51	CIRDY#	I/O	89	PCIRQ2#	I	127	DEVSEL#	I/O
15	ENVCC3	0	52	GND	G	90	PCIRQ3#	I	128	STOP#	I/O
	INTD#	I/O	53	CCLK2	0	91	CCLKRUN#	I	129	LOCK#	I/O
16	ENVCC5	0	54	C_VCC	Р	92	CIRQSER	I/O	130	PERR#	I/O
17	CCD1#	I	55	CFRAME#	I/O	93	CVS2	I	131	SERR#	O/OD
18	CVS1	I	56	CC/BE2#	I/O	94	CCD2#	I	132	PAR	I/O
19	CCLK0	0	57	CAD17	I/O	95	PCIRST#	I	133	C/BE1#	I/O
20	GND	G	58	CAD18	I/O	96	VCC	Р	134	AD15	I/O
21	CAD0	I/O	59	CAD19	I/O	97	GNT#	I	135	AD14	I/O
22	CAD1	I/O	60	CAD20	I/O	98	REQ#	0	136	GND	G
23	CAD2	I/O	61	CAD21	I/O	99	AD31	I/O	137	AD13	I/O
24	CAD3	I/O	62	CAD22	I/O	100	AD30	I/O	138	AD12	I/O
25	CAD4	I/O	63	CAD23	I/O	101	GND	G	139	AD11	I/O
26	CAD5	I/O	64	GND	G	102	AD29	I/O	140	AD10	I/O
27	CAD6	I/O	65	CC/BE3#	I/O	103	AD28	I/O	141	AD9	I/O
28	CAD7	I/O	66	CAD24	I/O	104	AD27	I/O	142	AD8	I/O
29	CC/BE0#	I/O	67	CAD25	I/O	105	AD26	I/O	143	C/BE0#	I/O
30	CAD8	I/O	68	CAD26	I/O	106	AD25	I/O	144	VCC	Р
31	CAD9	I/O	69	CAD27	I/O	107	AD24	I/O	L		<b>.</b>
32	CAD10	I/O	70	CAD28	I/O	108	C/BE3#	I/O			
33	GND	G	71	CAD29	I/O	109	VCC	Р			
34	CCLK1	0	72	CAD30	I/O	110	IDSEL	I			



Pin Type G G G G G G G G G I U U U O

I/O I/O I Τ Т L Τ T I/O 0 O/OD I/O I/O Ρ Ρ Р Ρ Ρ I/O

Table	Cable 3-3         Alphabetical Pin Cross-Reference List									
Pin No.	Pin Name	Pin Type	Pin No.	Pin Name	Pin Type	Pin No.	Pin Name	Pin Type	Pin No.	Pin Name
9	AD0	I/O	27	CAD6	I/O	34	CCLK1	0	64	GND
8	AD1	I/O	28	CAD7	I/O	53	CCLK2	0	75	GND
6	AD2	I/O	30	CAD8	I/O	74	CCLK3	0	88	GND
5	AD3	I/O	31	CAD9	I/O	91	CCLKRUN#	I	101	GND
4	AD4	I/O	32	CAD10	I/O	49	CDEVSEL#	I/O	116	GND
3	AD5	I/O	36	CAD11	I/O	55	CFRAME#	I/O	124	GND
2	AD6	I/O	37	CAD12	I/O	79	CGNT0#	0	136	GND
1	AD7	I/O	38	CAD13	I/O	81	CGNT1#	0	97	GNT#
142	AD8	I/O	39	CAD14	I/O	83	CGNT2#	0	110	IDSEL
141	AD9	I/O	40	CAD15	I/O	85	CGNT3#	0	12	INTB#
140	AD10	I/O	42	CAD16	I/O	10	CLKRUN#	I/O	122	IRDY#
139	AD11	I/O	57	CAD17	I/O	51	CIRDY#	I/O	11	IRQLATCH+
138	AD12	I/O	58	CAD18	I/O	92	CIRQSER	I/O		INTA#
137	AD13	I/O	59	CAD19	I/O	43	CPAR	I/O	129	LOCK#
135	AD14	I/O	60	CAD20	I/O	46	CPERR#	I/O		PAR
134	AD15	I/O	61	CAD21	I/O	78	CREQ0#	I		PCICLK
119	AD16	I/O	62	CAD22	I/O	80	CREQ1#	I	86	PCIRQ0#
118	AD17	I/O	63	CAD23	I/O	82	CREQ2#	I	87	
117	AD18	I/O	66	CAD24	I/O	84	CREQ3#	I	89	PCIRQ2#
115	AD19	I/O	67	CAD25	I/O	77	CRST#	0	90	PCIRQ3#
114	AD20	I/O	68	CAD26	I/O	45	CSERR#	I/O	95	PCIRST#
113	AD21	I/O	69	CAD27	I/O	48	CSTOP#	I/O	130	PERR#
112	AD22	I/O	70	CAD28	I/O	50	CTRDY#	I/O	98	REQ#
111	AD23	I/O	71	CAD29	I/O	35	C_VCC	Р	131	SERR#
107	AD24	I/O	72	CAD30	I/O	54	C_VCC	Р	128	STOP#
106	AD25	I/O	76	CAD31	I/O	73	C_VCC	Р	123	TRDY#
105	AD26	I/O	143	C/BE0#	I/O	18	CVS1	I	14	
104	AD27	I/O	133	C/BE1#	I/O	93	CVS2	I		VCC
103	AD28	I/O	120	C/BE2#	I/O	127	DEVSEL#	I/O		VCC
102	AD29	I/O	108	C/BE3#	I/O	15	ENVCC3+	0		VCC
100	AD30	I/O	47	CBLOCK#	I/O		INTD#			VCC
99	AD31	I/O	29	CC/BE0#	I/O		ENVCC5	0	13	VENID+ EXTCLK+
21	CAD0	I/O	41	CC/BE1#	I/O	121	FRAME#	I/O		INTC#
22	CAD1	I/O	56	CC/BE2#	I/O	7	GND	G		•
23	CAD2	I/O	65	CC/BE3#	I/O	20	-	G		
24	CAD3	I/O	17	CCD1#	I	33		G		
25	CAD4	I/O	94	CCD2#	I	44	-	G		
26	CAD5	I/O	19	CCLK0	0	52	GND	G		
	1		L	1						

 Table 3-3
 Alphabetical Pin Cross-Reference List



# 3.2 Signal Descriptions

# 3.2.1 Host Interface PCI Signals

Signal Name	Pin No.	Signal Type	Signal Description
AD[31:0]	99, 100, 102:107, 111:115, 117:119, 134, 135, 137:142, 1:6, 8, 9	I/O	Address and Data Lines 31 through 0: This bus carries the address during the address phase and the data during the data phase of a PCI cycle. During the address phase these pins are inputs only and during the data phase they are I/Os.
C/BE[3:0]#	108, 120, 133, 143	I/O	<b>Bus Command and Byte Enables 3 through 0:</b> These inputs provide the command type information during the address phase and carry the byte enable information during the data phase.
PAR	132	I/O	<b>Parity:</b> This bit carries parity information for both the address and data phases of PCI cycles. During the address or data write phase of a PCI cycle this pin is an input only. During the data read phase it acts as an output only.
PCICLK	125	I	<b>PCI Clock:</b> Provides timing for all transactions on the host PCI bus; normally 33MHz. This same clock can be used for timing the slot interfaces, or can be divided. The slot interfaces can also run from the alternative EXTCLK input.
VENID#	13	0	<b>Drive Vendor ID:</b> This pin can be used to enable an external tristate buffer to drive vendor ID bits onto the PCI bus. This feature allows system card designers to drive a unique PCI card ID for identification by software.
EXTCLK		I	<b>External Clock:</b> Provides alternative clock source for transactions on the slot interface PCI bus. The frequency can be any value but is usually 20MHz or 25MHz. It should be tied low if not used. This pin is automatically sensed just after reset time to determine whether an external clock frequency is being applied. If not, the function defaults to VENID#.
INTC#		I/O	See Section 3.2.4 for interrupt information.
CLKRUN#	10	I/O	<b>Clock Run:</b> Pulled low by any device needing to use the PCI bus. If no devices pull this pin low, the host PCI bus controller is allowed to stop the PCICLK signal. The interrupt logic of the 82C814 uses this signal to request a restart of PCICLK in order to send an interrupt request.
IRQLATCH	11	I/O	<b>Interrupt Latch:</b> For use on chipsets without IRQ driveback capability, the 82C814 logic can drive this line low to drive ISA IRQ lines using an external latch. This pin is also a strap option, refer to Section 5.3
INTA#		I/O	See Section 3.2.4 for interrupt information.
FRAME#	121	I/O	<b>Cycle Frame:</b> Driven by PCI bus masters to indicate the beginning and duration of an access.
IRDY#	122	I/O	<b>Initiator Ready:</b> Asserted by the PCI bus master to indicate that it is ready to complete the current data phase of the transaction.
TRDY#	123	I/O	<b>Target Ready:</b> Asserted by the PCI bus target (when the 82C814 is a slave) to indicate that it is ready to complete the current data phase of the transaction. PCI-type devices on the slot interfaces return CTRDY# to the 82C814, which in turn drives TRDY# to the host. The 82C814 logic drives TRDY# directly for 82C814 configuration register accesses.



3.2.1	Host Interface I	PCI Signals	(cont.)
-------	------------------	-------------	---------

Signal Name	Pin No.	Signal Type	Signal Description
STOP#	128	I/O	<b>Stop:</b> Used by the target to request that the master stop the current transaction and retry it later. The 82C814 logic uses this mechanism to back-off from a claimed cycle and generate, for example, an SMI through the IRQ driveback cycle.
LOCK#	129	I/O	<b>Lock:</b> Indicates an atomic operation that may require multiple transactions to complete. The signal can be asserted to the 82C814 by any host bus PCI master, and is driven by the 82C814 logic in response to the current slot interface bus master driving its CBLOCK# signal.
DEVSEL#	127	I/O	<b>Device Select:</b> Driven by the 82C814 logic when it decodes its address as the target of the current access via either positive or subtractive decoding.
PERR#	130	I/O	<b>Parity Error:</b> All devices use this signal to report data parity errors during any PCI transaction except a Special Cycle.
SERR#	131	O/OD	<b>System Error:</b> The 82C814 logic uses this line to report address parity errors, data parity errors on the Special Cycle command, or any other system error where the result will be catastrophic. This pin has an open drain output.
REQ#	98	0	<b>Bus Request:</b> The 82C814 logic uses this signal to gain control of the PCI bus. The logic also uses this pin to generate an interrupt driveback request.
GNT#	97	I	Bus Grant: The system grants the bus to the 82C814 chip using this signal.
IDSEL	110	I	<b>ID Select:</b> This signal is the "chip select" for the controller. This input simply connects to one of the upper address lines to select the controller for configuration cycles.
PCIRST#	95	I	Reset: Main chip reset input.

# 3.2.2 Docking Control and Sense Signals

Signal Name	Pin No.	Signal Type	Signal Description
CCD1#	17	I	Connection Detect 1 and 2, Voltage Sense 1 and 2: CCD1-2# and CVS1-2
CCD2#	94	I	are used to determine proper dock attachment and to sense its voltage.
CVS1	18	I	
CVS2	93	I	
ENVCC5	16	0	5.0V VCC Enable: Used to turn on power to 5.0V dock.
ENVCC3	15	0	3.3V VCC Enable: Used to turn on power to 3.3V dock.
INTD#		I/O	See Section 3.2.4 for interrupt information.

# 3.2.3 PCI Docking Interface Pins

Signal Name	Pin No.	Signal Type	Signal Description
CAD[31:0]	76, 72:66, 63:57, 42, 40:36, 32:30, 28:21	I/O	<b>Multiplexed Address and Data Lines 31 through 0:</b> These pins are the multiplexed PCI address and data lines. During the address phase, these pins are outputs for PCI slave cycles and inputs for PCI master cycles. During the data phase, these pins are outputs during PCI write cycles and inputs during PCI reads.



# 3.2.3 PCI Docking Interface Pins (cont.)

Signal Name	Pin No.	Signal Type	Signal Description		
CRST#	77	0	<b>Reset:</b> Used to reset the docking station PCI bus. This signal defaults to "asserted" until specifically programmed to go high.		
CC/BE[3:0]#	65, 56, 41, 29	I/O	<b>Bus Command and Byte Enables 3 through 0:</b> These pins are the multiplexed PCI command and byte enable lines. Normally outputs, these pins are inputs during master cycles.		
CPAR	43	I/O	<b>Parity:</b> This signal is an input either during PCI slave cycles for address ar write data phases or during PCI master cycle for read data phase; otherwise an output.		
CCLK[3:0]	74, 53, 34, 19	0	<b>Clock 3 through 0:</b> These pins generate individual clocks to each PCI device on the dock.		
CFRAME#	55	I/O	<b>Cycle Frame:</b> The 82C814 drives this signal to indicate the beginning and duration of an access.		
CIRDY#	51	I/O	<b>Initiator Ready:</b> The 82C814 drives this signal to indicate its ability to complete the current data phase of the transaction.		
CTRDY#	50	I/O	<b>Target Ready:</b> The 82C814 monitors this input from the slot interface slav device to determine when it can complete the cycle. PCI devices on the slot return CTRDY# to the 82C814 which in turn drives host TRDY#.		
CSTOP#	48	I/O	<b>Stop:</b> This signal is used by the target to request the master to stop the c transaction. The 82C814 will back-off the current cycle and retry it later.		
CBLOCK#	47	I/O	<b>Bus Lock:</b> The 82C814 uses this signal to indicate an atomic operation that may require multiple transactions to complete.		
CDEVSEL#	49	I/O	<b>Device Select:</b> This signal is normally an input from the slot interface device claiming the cycle. The 82C814 claims the cycle ahead of time on the host side.		
CPERR#	46	I/O	<b>Parity Error:</b> All slot interface devices use this signal to report data parity errors, during any PCI transaction except a Special Cycle.		
CSERR#	45	I/O	<b>System Error:</b> All slot interface devices use this signal to report address parity errors, data parity errors on the Special Cycle command, or any other system error where the result will be catastrophic.		
CEXT_GNT#	84	I	<b>External Arbiter Grant Input:</b> This signal is asserted by an external arbiter to grant the secondary PCI bus to the 82C814. When using an external arbiter CREQ[2:0]# and CGNT[2:0]# are not functional and should be pulled high.		
CREQ3#		I	Bus Master Request Line 3: Request/grant signal pairs are provided to accommodate up to four PCI bus masters on the docking station.		
CREQ[2:0]#	82, 80, 78	I	Bus Master Request Lines 2 through 0: Request/grant signal pairs are pro- vided to accommodate up to four PCI bus masters on the docking station.		
CEXT_REQ#	85	0	<b>External Arbiter Request Output:</b> The 82C814 asserts this signal to request the secondary PCI bus from an external arbiter. When using an external arbiter CREQ[2:0]# and CGNT[2:0]# are not functional and should be pulled high.		
CGNT3#		0	<b>Bus Grant Line 3:</b> Request/grant signal pairs are provided to accommodate up to four PCI bus masters on the docking station.		
CGNT[2:0]#	83, 81, 79	0	<b>Bus Grant Lines 2 through 0:</b> Request/grant signal pairs are provided to accommodate up to four PCI bus masters on the docking station.		



# 3.2.3 PCI Docking Interface Pins (cont.)

Signal Name	Pin No.	Signal Type	Signal Description
CCLKRUN#	91	I/O	CLKRUN signal for docking PCI devices: Pulled low by any device needing the PCI bus. If no devices pull this pin low, the 82C814 logic is allowed to stop its CCLK0-3 outputs.

# 3.2.4 Interrupt Interface Pins

Signal Name	Pin No.	Signal Type	Signal Description				
PCIRQ0#	86	I	PCI Interrupt 0: From docking station, routed according to PCICFG 48h				
PCIRQ1#	87	I	PCI Interrupt 1: From docking station, routed according to PCICFG 49h				
PCIRQ2#	89	I	PCI Interrupt 2: From docking station, routed according to PCICFG 4Ah				
PCIRQ3#	90	I	PCI Interrupt 3: From docking station, routed according to PCICFG 4Bh				
CIRQSER	92	I/O	IRQ Serial: Single-wire Serial IRQ for docking station devices using serial IRQs				
INTA#	11	I/O	<b>INTA#:</b> IRQLATCH reassigned as Primary PCI INTA#. See Table 3-4 for strap options.				
INTB#	12	I/O	<b>INTB#:</b> NC pin reassigned as Primary PCI INTB#. See Table 3-4 for strap options.				
INTC#	13	I/O	<b>INTC#</b> : VENID# pin reassigned as Primary PCI INTC#. See Table 3-4 for strap options.				
INTD#	15	I/O	<b>INTD#:</b> ENVCC3 pin reassigned as Primary PCI INTD#. See Table 3-4 for strap options.				
IRQSER			<b>IRQ Serial:</b> INTD# reassigned as IRQSER - provides serial IRQ connection to host bus core logic. Enabled in PCICFG 4Eh.				

### 3.2.5 Power and Ground Pins

Signal Name	Pin No.	Signal Type	Signal Description
GND	7, 20, 33, 44, 52, 64,75, 88, 101, 116, 124, 136	G	Ground Connection
VCC	14, 96, 109, 126, 144	Р	Power Connection: For Host Interface
C_VCC	35, 54, 73	Р	Power Connection: For Docking Interface



# 3.3 Strap-Selected Interface Options

The 82C814 CardBus Controller can be strapped to operate in one of several different modes depending on its implementation in the system.

Strap options are registered at chip reset time. The selection straps are normally 10k ohm resistors engaged full-time.

The strapping possibilities are listed in Table 3-4.

**Note:** For 5.0V core and PCI host interface designs that use host PCI interrupts INTA#-D#, it may not be possible to strap the 82C814 into 5.0V mode if there is an external pull-up on the host INTA# signal. For these designs it is necessary to program the core voltage to 5.0V by writing PCICFG 5Eh[4] = 1.

#### Table 3-4 Strap Options for 82C814 Configurations

Strap Selection	Feature	No Strap	Pulled by 10k ohm Resistor at Reset
IRQLATCH	Core Voltage Select	3.3V Core and PCI host interface	5.0V Core and PCI host interface
(PCI INTA#) Pin 11		(internal pull up)	(external 10k ohm pull down)
PCI INTB#	PCI Interrupts	Use IRQ Driveback or IRQLATCH#	Provide INTA#-D#
Pin 12		(internal pull down)	(external 10k ohm pull up)



Page 10 January 08, 1998

# 3.4 Internal Resistors

The 82C814 slot interfaces are provided with pull-up and pull-down resistors internal to the chip. The resistors are active at the times indicated in Table 3-5.

Table 3-5 refers to the chip state with no card inserted, a powered-down card inserted, or a docking station attached.

Figure 3-2 shows the functional timing relationships of software power-up and reset commands to the signals output by the power cycle state machine.

Signal Grou	ıp	82C814 Action with No Attachment	82C814 Action after Detecting Docking Station
Dock Detect:	CCD1-2#	Pull up to core VCC to detect dock insertion/removal	Pull up to core VCC
Address/Data:	CAD[31:0] CC/BE[3:0]# CPAR	Pull down	Pull down until interface is powered up
Reset:	CRST#	Driven low	Driven according to PCICFG 3Eh[6]
Frame:	CFRAME#	Pull down	None
PCI Control/Status:	CIRDY# CTRDY# CDEVSEL# CSTOP# CPERR# CBLOCK#	Pull down	None
Clock:	CCLK[3:0]	Pull down	Disable pull-down (clock input is always driven)

Pull up to card VCC

Pull up to card VCC

None

None

Table 3-5 Internal Keeper Resistor Scheme


## Figure 3-2 Power-Up Timing

Request:

Open Drain:

CREQ[3:0]#

CSERR#







Page 12 January 08, 1998

# 4.0 Functional Description

## 4.1 OPTi Docking Station Controller Chipset

The OPTi Docking Station solution is comprised of two devices. The minimum configuration requires one chip, the 82C814 part.

- The 144-pin 82C814 Docking Controller handles the signal transfer for a complete PCI bus, including interrupts and clock generation.
- The OPTi PCI-ISA Bridge converts PCI signals back into ISA signals. No OPTi PCI-ISA Bridge is required in the system, but one can be added as an option to support ISA peripherals in an attached docking station that connects through the PCI bus interface. The OPTi PCI-ISA Bridges are discussed in a separate document.

The multiple interface arrangement offers the maximum in system design flexibility.

# 4.2 Chipset Compatibility

Because the OPTi Docking Station Controller Chipset is based on a PCI host interface, it can be used with any PCI-

### Figure 4-1 82C814 Organization


compliant system. ISA DMA may require special software support on non-OPTi systems.

# 4.3 Interface Overview

The OPTi 82C814 Docking Station Controller Chipset uses two independent external interfaces. The terms *host interface* and *docking interface* are used throughout this document to describe these interfaces.

- The **host interface** provides industry standard PCI signals to the host system. The interface also can be programmed to return interrupt requests from the docking interfaces.
- The **docking interface** duplicates the primary PCI signal set. It is completely isolated from the primary PCI bus.

The interface signal groups used to integrate the OPTi Docking Station Controller Chipset into the standard system are described in the following sections. Figure 4-1 illustrates the interaction of the logic modules of the OPTi Docking Station Controller Chipset.





The logic implements several functional blocks that interact as indicated. The functional blocks shown in the diagram are briefly described below.

- · The 82C814 takes its control, address, and data information from its primary PCI bus, which is usually controlled by the host PCI interface but can also be controlled by a master on the docking interface.
- The 82C814 logic implements a PCI-to-PCI (Card Bus) bridge controlled by PCI Configuration Registers. These configuration registers are accessed from the primary PCI bus. Any bus master, including a master on the docking interface, can program these registers. The PCI Configuration Registers consist of standard CardBus registers at indexes 00h-47h and OPTi 82C814 architecture-specific registers at indexes 48h-FFh. Settings in these registers control host interface operations, select architecture-specific settings such as interrupt routing to the host, and provide PCI status to the host on request. The register set is accessed as PCI Function 0 of the 82C814 device.
- The PCI-to-PCI bridge serves to connect the primary PCI bus to an independent secondary PCI bus. It is this secondary bus that interfaces externally to a docking station. If no dock is attached, software can still access the configuration registers for the bridge.
- The bus arbiter logic takes master requests for bus ownership for the purpose of giving PCI master control to one of the secondary PCI buses.

- Devices connected to the docking interface can transmit interrupts to the host system directly or through serial IRQs. Docking station PCI devices can generate INTA#, INTB#, INTC#, and INTD# which the 82C814 logic converts to an interrupt.
- Clock generation logic is provided to use either the primary PCICLK input for synchronous operation, or an external clock input for asynchronous operation. Four separate output clocks are provided, and can be skew-compensated to adjust for varying board trace lengths.

The logic subsystems of the 82C814 Docking Station Controller are described in detail in the following sections.

#### 4.4 **Device Type Detection Logic**

The 82C814 logic includes attachment detection logic and a power control state machine to determine what type of dock has been attached to the docking interface.

The power control state machine follows the algorithm provided by the CardBus specification, with a slight modification for docking station detection. Table 4-1 lists the device determination rules. Although the state machine follows the rules for CardBus device detection, only docking stations are considered valid attachments.

CCD2#	CCD1#	CVS2	CVS1	Key	Card Type
GND	Short to CVS1	Open	Short to CCD1#	LV	3.3V CardBus
Short to CVS2	GND	Short to CCD2#	GND	LV	3.3/x.xV CardBus
Short to CVS1	GND	GND	Short to CCD2#	LV	3.3/x.x/y.yV CardBus
Short to CVS2	GND	Short to CCD2#	Open	LV	x.xV CardBus
GND	Short to CVS2	Short to CCD1#	Open	LV	x.x/y.yV CardBus
Short to CVS1	GND	Open	Short to CCD2#	LV	y.yV CardBus
GND	Short to CVS1	GND	Short to CCD1#		3.3V Docking Station
GND	Short to CVS2	Short to CCD1#	GND		5.0V Docking Station
GND	GND	Open	Open	5.0V	5.0V PCMCIA
GND	GND	Open	GND	LV	3.3V PCMCIA
GND	GND	Open	GND	5.0V	3.3/5.0V PCMCIA
GND	GND	GND	Open	LV	x.xV PCMCIA
GND	GND	GND	GND	LV	x.x/3.3V PCMCIA
GND	GND	GND	GND	5.0V	x.x/3.3/5.0V PCMCIA



# 4.5 Primary PCI Bus

The host interfaces to the 82C814 chip through the primary PCI bus. This bus operates according to PCI standards, including the later addition of the CLKRUN# signal. CLK-RUN# is normally controlled by the host, but at certain times can be driven low by the 82C814 chip when the chip is requesting that PCICLK be restarted or sped up. Refer to the PCI Mobile Design Guide for the requirements of CLKRUN#.

CLKRUN# is controlled by PCICFG 50h[2].

# 4.6 PCI-to-CardBus Bridge

The PCI-to-CardBus bridge circuit of the 82C814 chip recognizes the cycle being performed by the current system bus master and responds as required.

#### 4.6.1 Configuration Cycle

If the access is a configuration cycle, the PCI bridge simply accesses the local PCI Configuration Register set directly. The PCI cycle controller claims all configuration accesses to PCI Function 0 of the 82C814 chip.

#### 4.6.1.1 Translation Between Type 0 and Type 1 Configuration Cycles

The 82C814 logic converts Type 1 configuration cycles on the host PCI bus to Type 1, Type 0, or a Special Cycle as is typically required of a PCI-to-PCI bridge. However, in a PCIto-PCI bridge, Type 1 configuration cycles on the secondary PCI bus can be converted only to Type 1 or Special Cycles on the primary bus, never to Type 0.

The 82C814 logic is different from the standard PCI-to-PCI bridge in this regard. The 82C814 allows the secondary to act as a primary. PCICFG 52h[0] is used to enable this feature.

With this feature selected, master devices on the docking station interface can program the PCI configuration registers of the 82C814 (and any other PCI device on the host PCI bus). To do so, the secondary bus master must generate a Type 1 configuration cycle. The 82C814 logic will pass this to the primary as a Type 0 configuration cycle. Since the 82C814 PCI configuration registers sit on the primary, they are also accessible this way. Thus, on the primary the 82C814 acts as both initiator by generating the configuration cycle, and as target by claiming the cycle it just generated.

Note that secondary bus masters can access PCI configuration registers on any primary bus device, not just the 82C814.

#### Table 4-2 **CLKRUN#** Control Bits 6 5 0 7 4 3 2 1 PCICFG 50h Default = 01h **PCI Host Feature Control Register** CLKRUN# (on host interface): 0 = Enabled per PCI 1 = Disabled, CLKRUN# tristated

### Table 4-3 Translation Feature Configuration Bit

7	6	5	4	3	2	1	0	
PCICFG 52h Docking Feature Control Register 2								
							Type 1 to Type 0 conversion blocked from secondary to primary: 0 = No 1 = Yes (Default)	



### 4.6.2 Cycle from Host to Docking Interface

For a cycle from the host to a docking interface with a docking station attached, the PCI bridge resynchronizes the cycle and passes it to the external PCI device. Docking PCI devices can run either synchronously at the host PCI frequency, or asynchronously at any speed using an external clock. The bridge claims the cycle if it falls into one of the ranges programmed in the Window Registers of the PCI Configuration Register set.

#### 4.6.3 Master Cycle from Docking Interface

For a master cycle from the docking interface, the 82C814 logic presents the cycle on the host PCI bus as master.

If the cycle is directed to a device on the other docking interface, the 82C814 logic claims the cycle immediately, as a slave, since the address ranges are already programmed into the Base Address Registers for that docking station.

If the cycle is not claimed by the other docking station and no host device claims it, the 82C814 generates a master abort.

### 4.6.4 Inability to Complete a Posted Write

The 82C814 logic provides write posting in both the downstream and upstream PCI directions. There is a special situation that arises when the target of posted write data is unable to complete the transaction. Normally, a target retry or a disconnect will result in the 82C814 logic retrying the access until it has completed the transfer of posted data.

However, after the programmed number of retries has been attempted, the logic must report the error condition back to the host. The 82C814 provides only one mechanism to return the error: the SERR# pin. The host must then decide how to handle the SERR# generation, either by generation of an NMI or some other means. The 82C814 PCI configuration register set provides a register to program the number of retries before the logic gives up and generates SERR#, as shown in Table 4-4.

### 4.6.5 Cycle Termination by Target

The PCI-to-CardBus bridge logic responds to cycle termination by target devices in various ways for each transaction type being terminated.

#### 4.6.5.1 Posted Write Termination

Retry or Disconnect - The 82C814 logic retries the write cycle at least 256 times, and may continue trying indefinitely, according to the setting of PCICFG 5Eh[2:0]. When the logic reaches the retry limit, it generates SERR# on the master interface. No target abort will be signalled in the PCI Status Register, but software can read 82C814-Specific Register 5Fh to determine whether the retry limit was exceeded.

Target Abort or No Response - The logic generates SERR#+CSERR# on the master interface. Software reads the PCI Status Register to determine that a target abort occurred.

#### 4.6.5.2 Non-Posted Write Termination

Retry, Disconnect, or Target Abort - The logic simply conveys the target response to the initiator.

No Response - If PCICFG 3Eh[5] = 0, the 82C814 logic terminates the cycle to the initiator normally. If bit 3Eh[5] = 1, the logic generates target abort to the initiator.

#### 4.6.5.3 Read (Prefetched or Non-Prefetched) Termination

Retry, Disconnect, or Target Abort - The logic simply conveys the target response to the initiator.

No Response - If PCICFG 3Eh[5] = 0, the 82C814 logic terminates the cycle to the initiator normally and returns FFFFFFFh as the data read. If bit 3Eh[5] = 1, the logic generates target abort to the initiator.

Table 4-4 Write Posting Associated Regis
--

7	6	5	4	3	2	1	0
PCICFG 5Eh			Primary Retry	/ Limit Register			Default = 07h
					82C814, as a sla	Retry Limit: to the number of ve, will retry acces is exceeded, the 8 ne host.	sses on the pri-
					$000=2^{8}$ $001=2^{10}$ $010=2^{12}$ $011=2^{14}$	$100=2^{16}$ $101=2^{20}$ $110=2^{24}$ 111= Infinit	e retries (Default)



Table 4-4	Write Posting	g Associated Re	egisters (co	ont.)			
7	6	5	4	3	2	1	0
<ul><li>More that</li><li>Used for the</li></ul>	n 256 retries are in diagnostic purpose	nber of retry attempts dicated by FFh.	s made.	Readback Regist		back.	Default = 00h
PCICFG 3Eh		I	Bridge Control	Register - Byte 0	)		Default = 40h
		Response to master abort on slot interface: 0 = Ignore 1 = Signal with target abort or SERR#					

# 4.7 PCI Docking Station Operation

OPTi docking is based on the CardBus concept: the docking station can be treated like a CardBus card being plugged into or removed from the system at any time. The docking interface is fully isolated and allows the host system to recover in case of problems on the dock.

Windows 98 and NT 5.0 fully supports 82C814 docking. When using other operating systems, BIOS support software is required. The rest of this section describes the basics of the support software needed.

## 4.7.1 Introduction

The 82C814 register set follows the Yenta standard; the registers are virtually the same whether in CardBus mode or in Docking mode. However, there are two differences from a programming point of view.

- A CardBus card can be identified as PCICFG 68h[5:4] = 10. A Docking Station is identified by PCICFG 68h[5:4] = 11.
- A CardBus card has only one interrupt, mapped to PCIRQ0#. A Docking Station has four interrupt pins, mapped through PCIRQ[3:0]#.

When a docking station is attached to the interface, the power control state machine of the 82C814 recognizes the docking station. A docking station is the only valid attachment to the 82C814 chip.

# 4.7.2 Procedure

The docking concept follows the Yenta specification. However, a more flexible set of registers is available for docking that allows eight windows instead of the four offered by Yenta. Either the Yenta window registers (PCICFG 1C-3Bh) or the docking registers (PCICFG 80-BFh) can be used. The docking window registers also allow finer control over window sizes than do the Yenta window registers.

## 4.7.3 Initial Setup

The following programming should be performed at system initialization time, and does not need to be repeated.

- Enable Host Chipset Bus Preemption. Write SYSCFG 1Eh[3] = 1 on the Viper-N+ and FireStar chipsets.
- Establish Status Change Interrupt. Write PCICFG 4Ch with the IRQ that should be generated when the dock is attached or removed. Any available IRQ can be used. On FireStar, selecting IRQ2 will generate an SMI and IRQ13 will generate an NMI. These selections are not available on Viper-N+. However, normal IRQs can be programmed on the Viper-N+ chipset to generate an SMI or NMI if desired, through the following approach:
  - 1. Use SYSCFG 64h and A4h to select the IRQ to use for SMI generation.
  - 2. Write SYSCFG 57h[6] = 1 to enable INTRGRP to generate PMI#6 when the selected IRQ goes active.
  - 3. Write SYSCFG 59h[5:4] = 11 to enable PMI#6 to generate SMI.



Establish IRQ Driveback Address. Write PCICFG 54-57h with an I/O address to use for IRQ driveback. The default value is 33333330h, but any unused value is fine. Ideally the address should be greater than FFFFh to prevent conflicts with ISA I/O address space.

Write the same value to the IRQ Driveback registers in the host chipset (Viper-N+ or FireStar). The registers are at the same PCI offset, but different PCI device: PCIDV1 54-57h.

- Select PCI Bus Number of Docking Station. PCICFG 19h selects the PCI bus number on the secondary side of the bridge. A value of 01h is typical.
- Select Total Number of Downstream Buses. PCICFG 1Ah selects the number of the last downstream PCI bus. A value of 01h is typical.
- · Program the Time-out Value. PCICFG 1Bh should be set to FFh.
- Program the Latency Timer. PCICFG 0Dh should be set to FFh.
- Select the Status Change Events. PCICFG 64h[3:0] select the events that will cause a status change interrupt in the future. Typically writing PCICFG 64h = 06h is ade-

quate. Also write PCICFG 60h = 0Fh to clear any pending events.

Table 4-5 summarizes the typical settings for system initialization.

#### 4.7.4 **Action Upon Attachment of Dock**

At idle, with no device attached, the CD1-2# pins are pulled high internal to the 82C814 chip. CVS1-2 are driven low. All other interface lines are pulled low at this time; the docking interface itself can remain unpowered. The 82C814 monitors the CD1-2 lines to determine a docking event.

When a docking station is attached, the 82C814 sees CD1# and CD2# go low, because the docking station connector has these lines hard-wired as follows:

- CD1# is connected to CVS1 for a 3.3V docking station, or to CVS2 for a 5.0V docking station.
- CD2# is connected to ground.

The 82C814 card detection sequencer waits for the time set in PCICFG 50h[3], then performs a test on these lines to determine the type of device attached. Once the test is complete, the 82C814 generates an interrupt to the IRQ configured in PCICFG 4Ch.

Register	Byte 3	Byte 2	Byte 1	Byte 0
82C814 Register				
PCICFG 4Ch				15h (IRQ5)
PCICFG 54h	33h	33h	33h	30h
PCICFG 0Ch			FFh	
PCICFG 18h	FFh	01h	01h	00h
PCICFG 64h				06h
PCICFG 60h				0Fh
/iper N+ Register (as	suming IRQ5)			
PCIDV1 54h	33h	33h	33h	30h
SYSCFG 64h				****1***b(IRQ5)
SYSCFG 57h				01**0000b
SYSCFG 59h				**11****b
SYSCFG 1Eh				****1***b

These bits should be read first, then written to the same value.



# 4.8 Status Change Service Routine

Interrupt or SMI service software should perform the following steps:

1. Read PCICFG 68h[7, 5:4] to determine whether a docking station has been recognized.

Test: PCICFG 68h[7] = 0? Yes - Device recognized.

No - Device not recognized. Go to "Retest" section.

Test: PCICFG 68[5:4] = 11? Yes - Docking station recognized. No - Not a docking station. Exit procedure so that Card-Bus software can handle event.

 Read PCICFG 68h[2:1]. The card detection sequencer drives CVS1 and CVS2 low after detection, so CD1-2# will stay low.

Test: PCICFG 68h[2:1] = 00? Yes - Docking confirmed. No - A non zero value indicates that the connection is not valid or that an undock event has taken place.

- 3. Read PCICFG 60h to determine the event that caused the interrupt. Write this same value back to the register to clear these events, and cause the IRQ line that was active to go inactive. Also clear PMI event on host chipset if this was an SMI.
- 4. Test: Was docking confirmed in step 2?

Yes - Go to "Docking Event" section.

No - Force a retest by writing PCICFG 6Dh[6] = 1, and go to step 1. If this is the second time through, then proceed to "Undocking Event" section.

### 4.8.1 Docking Event

- 1. Read PCICFG 69h to determine the docking station voltage.
- 2. Power up the interface by writing PCICFG 70h[6:4] with the correct VCC value. PCICFG 70h is typically written to 20h for a 5.0V docking station.
- 3. Read PCICFG 68h again to check power cycling.

Test: PCICFG 68h[3] = 1?

Yes - Continue to next step.

No - There is a problem. Check PCICFG 69h[1] to see if the VCC value chosen is allowable. If necessary, force a retest and then start over at step 1.

- 4. Select PCICLK skew through PCICFG 52h[7:4]. This value will have to be determined according to the design of the docking station. Depending on the type of PCICLK routing used on the docking station, the internal clock may need to be skewed 1-15ns.
- 5. Write PCICFG 3Eh[6] = 0 to deassert PCIRST# to the dock.

The Docking Station devices can now be configured in the usual manner for PCI devices.

### 4.8.2 Undocking Event

The following step should be followed if an undock event has been detected.

1. Test whether PCICFG 69h[0] = 1. If so, data may have been lost in the undocking event.

On an undock event, no other steps are necessary. The controller automatically powers down the dock, tristates the interface, and asserts the CRST# line.

### 4.8.3 Notes on Undocking

When undocking, the user can notify the system software (Windows 95) first so that the system software can turn off the 82C814 docking side to make a graceful undock. This is the safest scheme to implement but is not always practical in a real system because of cost.

If hot undocking is required without notifying the system software, shorter CD1-2# pins are required on the docking connector. The CD1-2# pins will change first. The 82C814 will complete the current cycle on the secondary, and will not attempt to start another.

The undocking event generates an interrupt to the system, so that software can check to determine if any posted write data was left in the FIFO. PCICFG 5Fh returns the number of retries attempted in flushing the FIFO, which can be used to determine whether any data was left after the hot undock.

### 4.8.4 Retest

Whenever the result of a test is ambiguous, software should force the controller to retest the detection pins. Force a retest by writing PCICFG 6Dh[6] = 1, then start the full service routine over again. If after several times through this retest sequence the status cannot be determined, assume an "undocked" state.



Page 19 January 08, 1998

### 4.8.5 PCI Clock Buffering

The 82C814 logic provides register settings PCICFG 52h[7:4] to compensate for trace delays. Some compensation is gen-

erally required. Table 4-6 highlights the register used for compensating trace delays.

#### Table 4-6 Register used to Delay Internal PCICLK to Compensate for Trace Delays

7	6	5	4	3	2	1	0
PCICFG 52h			Docking Feature	Control Register	r 2		Default = 0Fh
This value selects internal secondar for external buffer	the approximate y PCICLK must b						
0000 = No del  1101 = 13ns	ay 0001 = 1ns 1110 = 14n						

# 4.9 Interrupt Support

The 82C814 supports a total of three interrupt schemes from the secondary PCI bus.

- 1. **PCI** interrupts INTA#, INTB#, INTC#, and INTD# can be mapped internally to system PCIRQ[3:0]# lines.
- PCI IRQ driveback cycles can generate any ISA interrupt. The OPTi PCI-ISA Bridge uses this scheme to generate interrupts in a parallel format back to the host controller via the 82C814 chip.
- The Compaq Serial IRQ scheme uses a single wire, IRQSER, along with the PCICLK to transmit interrupts in a serial format.

The available schemes are described below.

#### 4.9.1 PCI INTx# Implementation

The PCI INTA#, INTB#, INTC#, and INTD# lines can be mapped to any of the primary side PCIRQ[3:0]# lines. PCICFG 48-4Ch provide controls for this mapping.

#### 4.9.2 IRQ Driveback Logic

A detailed overview of the IRQ driveback cycle is provided in Appendix A. The logic used to implement this mechanism is relatively simple. The trigger events for a driveback cycle are any transition on an interrupt line, or an SMI event as enabled by the 82C814 configuration registers. The request goes to the Request Arbiter logic, which always gives the driveback cycle top priority. Once the REQ# pin is available, the Request Arbiter asserts REQ# on behalf of the IRQ Driveback logic and toggles REQ# according to the driveback protocol discussed in Appendix A.

Once the host PCI controller returns GNT#, the driveback logic writes to the IRQ driveback address location specified in the PCI configuration registers as shown in Appendix A.



Page 20 January 08, 1998

#### 4.9.3 Compaq Serial IRQ Implementation

The 82C814 chip supports the Compaq standard of Serial IRQs. This one wire approach is very compact compared to the Intel two-wire approach, but if two devices on the line want to share the same interrupt, there may be brief contention since both devices drive the line low on one clock and

high on the clock that immediately follows. Because of this contention, OPTi cannot guarantee against chip hardware failure if interrupts are shared in this mode.

The Compaq Serial IRQ scheme requires the register bits. shown in Table 4-7.

Table 4-7         Compaq SIRQ Control Bits									
7	6	5	4	3	2	1	0		
PCICFG 4Eh Serial IRQ Control Register 1									
Compaq SIRQ HALT mode request: 0 = Active 1 = Halt	Compaq SIRQ QUIET mode request: 0 = Continuous 1 = Quiet		Compaq SIRQ data frame slots. Change only when the Serial IRQ logic is disabled or in Halt state. 0 = 17 slots 1 = 21 slots	Compaq SIRQ Start frame width in PCI clocks. Change this setting only when Serial IRQ is disabled or in Halt state. 00 = 4 PCI clocks			Compaq SIRQ (Compaq Serial IRQ scheme): 0 = Disable 1 = Enable		
PCICFG 4Fh			Serial IRQ Co	ntrol Register 2			Default = 00h		
Compaq SIRQ in HALT state (RO)? 0 = No	Compaq SIRQ in QUIET state (RO)? 0 = No								
1 = Yes	1 = Yes								

**QUIET** - PCICFG 4Eh[6] requests the next Serial IRQ cycle to be Continuous or Quiet mode. In mobile applications, use Continuous mode only. This is to guarantee that the host gains control of the Serial IRQ for suspend and APM stop clock. In application where the PCI clock never stops, use either mode. PCICFG 4Fh[6] can be read to determine the current state of the logic.

**HALT** - PCICFG 4Eh[7] requests a temporary halt of the Serial IRQ controller as soon as the current cycle has returned to Idle state. Once in Halt state, the Serial IRQ configuration can be changed. After the logic has been put in Halt state, upon clearing this bit the logic will return to Continuous mode. PCICFG 4Fh[7] can be read to determine the current state of the logic.

#### 4.9.3.1 Operation

The Compaq Serial IRQ protocol requires one additional PCI sustained Tri-State pin, the IRQSER signal. For detailed Serial IRQ operation, refer to the "Serialized IRQ for PCI Systems" specification.

After setting PCICFG 4Eh[0] = 1 to enable Compaq Serial IRQ (CSIRQ) mode, the CSIRQ controller initiates a Continuous mode Start frame. During the Data frame, the CSIRQ logic samples the IRQSER input for the corresponding SMI, IOCHCK#, and IRQ values, and then passes the sampled values to the primary. At the end of the Data frame, the CSIRQ controller will sample the QUIET and HALT bits to determine whether the next Compaq Serial IRQ cycle will be Continuous mode, Quiet mode, or a temporary Halt state.

- If the next cycle is sampled to be Continuous mode, IRQSER is asserted for three PCI clocks. Once the logic enters Idle state, it checks whether the PMU stop PCI clock request is pending. If so, the CSIRQ logic will stay in the Idle state until the PMU request is removed.
- If the next cycle is sampled to be Quiet mode, IRQSER is asserted for two PCI clocks. Once the logic enters Idle state, it samples the IRQSER input to begin the Quiet mode cycle. Since the 82C814 has no control of the Start frame, this mode is not recommended for mobile application.
- If the HALT bit is sampled active, then the CSIRQ logic asserts IRQSER for three PCI clocks to tell all the Serial IRQ devices that next cycle will be Continuous mode; the logic then enters Halt state. In Halt state, CSIRQ configuration can be changed. Clearing the HALT bit will immediately cause a Continuous mode Start frame to be generated.

Once enabled, the Compaq Serial IRQ logic operates all the time when docked; no clock stop synchronization is needed.





Page 22 January 08, 1998

# 5.0 82C814 Register Set

The 82C814 Docking Controller chip provides a single group of programming registers, PCI-to-CardBus Bridge 0 Register Group, accessed through a PCI Configuration Cycle to Function 0 of the chip. Consists of CardBus Controller Base Register Group at PCICFG 00h-4Fh, 82C814-specific registers at 50h-5Fh, CardBus Control and Status Register Group at 60h-7Fh, and Docking Station Window Register Group at 80h-FFh. Note that the CardBus Control and Status Register Group can also be accessed in system memory space.

This register group is defined in the following subsections.

# 5.1 Register State on Device Removal

As a general rule, all PCI configuration registers default to their power-on reset value when the card or docking station is

disconnected from the interface (CCD1# and CCD2# both high). However, the 82C814-specific registers at PCICFG 48h-5Fh control global configuration and remain set to their programmed values even after a device is removed.

# 5.2 Base Register Group

The registers below represent the standard group required for PCI peripheral device identification and configuration for a PCI-to-CardBus bridge.

7	6	5	4	3	2	1	0			
		-	-	-		•				
PCICFG 00h		Ven	dor Identification	Register (RO) -	Byte 0		Default = 45h			
PCICFG 01h	Vendor Identification Register (RO) Byte 1									
PCICFG 02h		Default = 14h								
PCICFG 03h	Device ID (RO) - Byte 1									
PCICFG 04h	PCI Command Register - Byte 0 Default									
Address/data stepping: 0 = Disable (always)	PERR# generation: 0 = Disable 1 = Enable	VGA palette snoop: 0 = Disable 1 = Enable	Mem write and Invalidate (RO): 0 = Disable (always)	Special Cycle (RO): 0 = Disable (always)	Bus master by docking inter- faces: 1 = Enable (always)	Respond to PCI mem accesses: 0 = No 1 = Yes	Respond to PCI I/O accesses: 0 = No 1 = Yes			
PCICFG 05h										
	Reserved: Write bits as read.       Fast back-to-back (RO):         0 = Disable (always)									
PCICFG 06h			PCI Status R	egister - Byte 0			Default = 10h			
Fast back-to- back capability (RO): 0 = No (always)	Reserv	ed (RO)	PCI Power Management Capability (RO) 1 = Yes (always)							
PCICFG 07h			PCI Status R	egister - Byte 1			Default = 02h			
Parity error: 0 = No 1 = Yes	System error: 0 = No 1 = Yes	Received master abort: 0 = No 1 = Yes	Received target abort: 0 = No 1 = Yes	Signalled target abort: 0 = No 1 = Yes	00 = Fas 01 = Me 10 = Slo	dium (always) w	PERR# active as master: 0 = No 1 = Yes			
1 = Yes Write 1 to clear	1 = Yes Write 1 to clear	1 = Yes Write 1 to clear	1 = Yes Write 1 to clear	1 = Yes Write 1 to clear	10 = Sio 11 = Res		1 = Yes Write 1 to c			

# Table 5-1 Base Register Group - PCICFG 00h-4Fh



**Note:** In the tables that follow, all bits are R/W and their default value is zero, unless otherwise specified. R/W = Read/Write, RO = Read-only, and WO = Write-only

Table 5-1	Base Registe	r Group - PC	ICFG 00h-4Fh	(cont.)						
7	6	5	4	3	2	1	0			
PCICFG 08h	Revision Register (RO) Revision 1.0									
PCICFG 09h	Programming Interface Class Code Register (RO)									
PCICFG 0Ah		Class Code Register (RO) - Byte 0 Subclass Code bits: = 07h (PCI-to-Cardbus Bridge)								
PCICFG 0Bh		Class Code Register (RO) - Byte 1 Base Class Code bits: = 06h (Bus Bridge)								
PCICFG 0Ch				Size Register lemented			Default = 00h			
PCICFG 0Dh		Indicates	Latency Ti the time-out value	<b>mer Register</b> for the primary PC	I interface.		Default = 00h			
PCICFG 0Eh			Header Ty	/pe Register			Default = 02h			
Multi-function device (RO): 0 = No (always)		Layout type	e for 10-3Fh bytes	bits [6:0] = 02h (P0	CI-to-CardBus Hea	ader Layout)				
PCICFG 0Fh				Register lemented			Default = 00h			
<ul> <li>The 32-bit control reg</li> <li>Actual reg</li> <li>Bits [11:0]</li> </ul>	jisters. ister addresses are	ntrol Base Addre dress Register se e calculated by a	ase Address Reginss Bits: elects the starting a dding the MEMOF indicate that the re	address in memory	v space of the Carro	SS.				
PCICFG 11h		CardBus Ba	ise Address Regis	ster - Byte 1: Add	ress Bits [15:8]		Default = 00h			
PCICFG 12h		CardBus Bas	se Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = 00h			
PCICFG 13h		CardBus Bas	se Address Regis	ter - Byte 3: Addr	ess Bits [31:24]		Default = 00h			
PCICFG 14h	set in the PCICFG	onces for the los		s Pointer (RO)	os Linkod List Thi	is location is PCI	Default = F0h			
		space for the inc.	ation of the first ite	m in the Cababiliti			, FG FUII.			





Table 5-1									
7	6	5	4	3	2	1	0		
PCICFG 16h		PCI	Secondary Bus S	Status Register -	Byte 0		Default = 00h		
Fast back-to- back capability on docking interface PCI bus (RO): 0 = No (always)				Reserved (RO)					
PCICFG 17h	G 17h PCI Secondary Bus Status Register - Byte 1								
Parity error on docking interface PCI bus: 0 = No 1 = Yes Write 1 to clear	Received system error on docking inter- face PCI bus: 0 = No 1 = Yes Write 1 to clear	Received mas- ter abort on docking inter- face PCI bus (RO): 0 = No 1 = Yes	Received target abort on docking inter- face PCI bus (RO): 0 = No 1 = Yes	Signalled target abort on docking inter- face PCI bus: 0 = No 1 = Yes Write 1 to clear	face PCI 00 = Fas	dium (always) w	PERR# active as master on docking inter- face PCI bus (RO): 0 = No 1 = Yes		
PCICFG 18h - Indicates t - Defaults to	he number of the F o 0.	PCI bus to which t	-	S Number Register			Default = 00h		
cial Cycle									
<ul> <li>Defaults to</li> <li>The logic to</li> </ul>	he number of the F o 0. uses this value to c	PCI bus to which t determine whether	Ū	ce of the 82C814	chip is connected				
<ul> <li>Indicates t</li> <li>Defaults to</li> <li>The logic transaction</li> </ul> PCICFG 1Ah <ul> <li>Indicates t</li> <li>The 82C8</li> </ul>	he number of the F o 0. uses this value to c ns on the docking i he number of the h 14 logic uses this v ns on the host inter	PCI bus to which t determine whether nterface. nighest-numbered value in conjunctio	he docking interfa r Type 1 configura Subordinate Bus PCI bus on the do n with the Second	ce of the 82C814 tion transactions of s Number Registr ocking interface si ary Bus Number to	chip is connected on the host interfa er de.	ce should be conv	erted to Type 0 Default = 00h		
<ul> <li>Indicates t</li> <li>Defaults to</li> <li>The logic t</li> <li>transaction</li> </ul> PCICFG 1Ah <ul> <li>Indicates t</li> <li>The 82C8</li> <li>transaction</li> </ul>	he number of the F o 0. uses this value to c ns on the docking i he number of the h 14 logic uses this v ns on the host inter	S PCI bus to which t determine whether nterface. nighest-numbered alue in conjunctio face and pass the	he docking interfa r Type 1 configura <b>Subordinate Bus</b> PCI bus on the dockin m with the Second em onto the dockin	ce of the 82C814 tion transactions of <b>s Number Registe</b> ocking interface si ary Bus Number to ng interface. <b>mer Register</b>	chip is connected on the host interfa <b>er</b> de. o determine when	ce should be conv	Default = 00h		
<ul> <li>Indicates t</li> <li>Defaults to</li> <li>The logic t</li> <li>The logic t</li> <li>transaction</li> </ul> PCICFG 1Ah <ul> <li>Indicates t</li> <li>The 82C8</li> <li>transaction</li> <li>Defaults to</li> </ul> PCICFG 1Bh PCICFG 1Bh PCICFG 1Ch Memory Wind <ul> <li>The 32-bit slot interfa</li> <li>Bits [11:0]</li> <li>The memory</li> <li>Prefetchin</li> </ul>	he number of the F o 0. uses this value to consolve the docking in the number of the F 14 logic uses this v has on the host inter to 0.	S PCI bus to which t determine whether nterface. anighest-numbered alue in conjunctio face and pass the Indicates Memory Window as Bits: D Base Address R are always 0. obally enabled by 3Fh[0] (Bridge Co	he docking interfa r Type 1 configura <b>Subordinate Bus</b> PCI bus on the docking PCI bus on the docking in with the Second em onto the docking <b>Latency Ti</b> as the time-out value <b>0 Base Address</b> egister selects the bit 04h[1] (Commontrol Register) and	ce of the 82C814 tion transactions of <b>s Number Registe</b> ocking interface si ary Bus Number to ng interface. <b>mer Register</b> le for the docking i <b>Register - Byte 0</b> e start address of o and Register). Id defaults to "enal	chip is connected on the host interfa er de. o determine when nterface. : Address Bits [7 one of two possibl	ce should be conv	erted to Type 0 Default = 00h e 1 configuration Default = 00h Default = 00h		
<ul> <li>Indicates t</li> <li>Defaults to</li> <li>The logic t</li> <li>The logic t</li> <li>transaction</li> </ul> PCICFG 1Ah <ul> <li>Indicates t</li> <li>The 82C8</li> <li>transaction</li> <li>Defaults to</li> </ul> PCICFG 1Bh PCICFG 1Bh PCICFG 1Ch <ul> <li>Memory Wind</li> <li>The 32-bit slot interfa</li> <li>Bits [11:0]</li> <li>The memory</li> <li>Prefetchin</li> </ul>	he number of the F o 0. uses this value to c ns on the docking i he number of the F 14 logic uses this v ns on the host inter o 0. <b>N</b> dow 0 Base Address Memory Window 0 ice. are read-only and ory windows are glo g is enabled by bit address can be set	S PCI bus to which t determine whether nterface. highest-numbered value in conjunctio face and pass the Indicates Memory Window as Bits: D Base Address R are always 0. bbally enabled by 3Fh[0] (Bridge Co t below the Base a	he docking interfa r Type 1 configura <b>Subordinate Bus</b> PCI bus on the docking PCI bus on the docking in with the Second em onto the docking <b>Latency Ti</b> as the time-out value <b>0 Base Address</b> egister selects the bit 04h[1] (Commontrol Register) and	ce of the 82C814 tion transactions of <b>s Number Register</b> ocking interface si ary Bus Number to ng interface. <b>mer Register</b> le for the docking i <b>Register - Byte 0</b> e start address of of and Register). d defaults to "enal Jally disable a wind	chip is connected on the host interfa er de. o determine when nterface. : Address Bits [7 one of two possibl bled."	ce should be conv to respond to Typ 7:0] e CardBus memor	erted to Type 0 Default = 00h e 1 configuration Default = 00h Default = 00h		
<ul> <li>Indicates t</li> <li>Defaults to</li> <li>The logic of transaction</li> </ul> PCICFG 1Ah <ul> <li>Indicates t</li> <li>The 82C8 transaction</li> <li>Defaults to</li> </ul> PCICFG 1Bh PCICFG 1Bh PCICFG 1CH Memory Wind <ul> <li>The 32-bit slot interfa</li> <li>Bits [11:0]</li> <li>The memory</li> <li>The memory</li> <li>The Limit a</li> </ul>	he number of the F o 0. uses this value to c ns on the docking i he number of the h 14 logic uses this v ns on the host inter o 0. Mow 0 Base Address Memory Window 0 ce. are read-only and ory windows are glo g is enabled by bit address can be set	S PCI bus to which t determine whether nterface. highest-numbered alue in conjunctio face and pass the Indicates Memory Window as Bits: D Base Address R are always 0. obally enabled by 3Fh[0] (Bridge Co t below the Base a demory Window (	he docking interfa r Type 1 configura Subordinate Bus PCI bus on the docking PCI bus on the docking Latency Ti s the time-out value 0 Base Address register selects the bit 04h[1] (Commontrol Register) and address to individue	ce of the 82C814 tion transactions of <b>s Number Register</b> ocking interface si ary Bus Number to ng interface. <b>mer Register</b> le for the docking i <b>Register - Byte 0</b> e start address of o and Register). Id defaults to "enal ually disable a wine <b>Register - Byte 1</b> :	chip is connected on the host interfa de. o determine when nterface. : Address Bits [7 one of two possibl bled." dow. Address Bits [1	ce should be conv to respond to Typ 7:0] e CardBus memor 5:8]	erted to Type 0 Default = 00h e 1 configuration Default = 00h Default = 00h y windows to the		





7	6	5	4	3	2	1	0
- The 32-b - Bits [11:0	I ndow 0 Limit Addres it Memory Window 0] are read-only and mum window size is	ss Bits: 0 Limit Address R are always 0.		Register - Byte 0	_		Default = 00ł
PCICFG 21h	N	lemory Window (	) Limit Address F	Register - Byte 1:	Address Bits [1	5:8]	Default = 00h
PCICFG 22h	м	emory Window 0	Limit Address R	egister - Byte 2:	Address Bits [23	:16]	Default = 00h
PCICFG 23h	М	emory Window 0	Limit Address R	legister - Byte 3:	Address Bits [31	:24]	Default = 00I
<ul> <li>The 32-b slot interf</li> <li>Bits [11:0</li> <li>The mem</li> <li>Prefetchi</li> </ul>	ndow 1 Base Addres it Memory Window	ss Bits: 1 Base Address R are always 0. obally enabled by 3Fh[1] (Bridge Co	egister selects the bit 04h[1] (Comm ontrol Register) an	and Register). Id defaults to "enal	- one of two possibl bled."	-	Default = 00h
PCICFG 25h	N	lemory Window	1 Base Address F	Register - Byte 1:	Address Bits [1	5:8]	Default = F0h
PCICFG 26h	М	emory Window 1	Base Address R	legister - Byte 2:	Address Bits [23	:16]	Default = FFI
PCICFG 27h	М	emory Window 1	Base Address R	egister - Byte 3:	Address Bits [31	:24]	Default = FFr
- The 32-b - Bits [11:0	ndow 1 Limit Addres it Memory Window )] are read-only and mum window size is	ss Bits: 1 Limit Address R are always 0.		Register - Byte 0	_	_	Default = 00I
PCICFG 29h	N	lemory Window '	1 Limit Address F	Register - Byte 1:	Address Bits [1	5:8]	Default = 00ł
PCICFG 2Ah	М	emory Window 1	Limit Address R	egister - Byte 2:	Address Bits [23	:16]	Default = 00ł
PCICFG 2Bh	M	emory Window 1	Limit Address R	egister - Byte 3:	Address Bits [31	:24]	Default = 00
PCICFG 2Ch		I/O Window 0 E	Base Address Re	gister - Byte 0: A	ddress Bits [7:0]		Default = 00
- The 32-b CardBus	0 Base Address Bit it I/O Window 0 Bas I/O windows to the vindows are globally	se Address Regist slot interface.			f two possible	RO: Always returns 0.	Decoding: 0 = 16-bit (AD[31:16] = 0) 1 = 32-bit
		I/O Window 0 B	ase Address Red	gister - Byte 1: Ac	dress Bits [15:8	]	Default = F0h
PCICFG 2Dh					_		
PCICFG 2Dh PCICFG 2Eh			•	ister - Byte 2: Ad	dress Bits [23:16	5]	Default = FFI



Table 5-1		r Group - PCI			0	4	<u>^</u>
7	6	5	4	3	2	1	0
PCICFG 30h	0 Limit Address Bits		imit Address Re	gister - Byte 0: A	ddress Bits [7:0]		Default = 00h
- The 32-bi	t I/O Window 0 Lim num window size is	it Address Registe	er selects the end	address of I/O Wir	ndow 0.		o. eturns 0.
PCICFG 31h		I/O Window 0 Li	mit Address Reo	gister - Byte 1: Ac	Idress Bits [15:8]	]	Default = 00h
PCICFG 32h		I/O Window 0 Li	mit Address Reg	ister - Byte 2: Ad	dress Bits [23:16	5]	Default = 00h
PCICFG 33h		I/O Window 0 Limit Address Register - Byte 3: Address Bits [31:24]					
PCICFG 34h		I/O Window 1 E	ase Address Re	gister - Byte 0: A	ddress Bits [7:0]		Default = 00h
- The 32-bi CardBus	1 Base Address Bit t I/O Window 1 Bas I/O windows to the indows are globally	e Address Registe slot interface.			f two possible	RO: Always returns 0.	Decoding: 0 = 16-bit (AD[31:16] = 0) 1 = 32-bit
PCICFG 35h		I/O Window 1 Base Address Register - Byte 1: Address Bits [15:8]					
PCICFG 36h	6h I/O Window 1 Base Address Register - Byte 2: Address Bits [23:16]						Default = FFh
PCICFG 37h							Default = FFh
PCICFG 38h		I/O Window 1 L	imit Address Re	gister - Byte 0: A	ddress Bits [7:0]		Default = 00h
- The 32-bi	1 Limit Address Bits t I/O Window 1 Lim num window size is	it Address Registe	er selects the end	address of I/O Wir	ndow 1.		O: returns 0.
PCICFG 39h		I/O Window 1 Li	mit Address Reg	gister - Byte 1: Ac	Idress Bits [15:8]	]	Default = 00h
PCICFG 3Ah		I/O Window 1 Li	mit Address Reg	ister - Byte 2: Ad	dress Bits [23:16	5]	Default = 00h
PCICFG 3Bh		I/O Window 1 Li	mit Address Reg	ister - Byte 3: Ad	dress Bits [31:24	IJ	Default = 00h
-	ter is readable and does not use the va	writable per the P	CI specification.	ster for Status Ch	ange		Default = 00h
PCICFG 3Dh RO:		Int	errupt Pin Regis	ter for Status Cha	ange		Default = 01h
- It defaults	ter reflects the value to 01h, selecting P 6 4Ch is written to s	CIRQ0# for the st	atus change (doc	-	<i>,</i> ,		
PCICFG 3Eh			Bridge Control	Register - Byte 0			Default = 40h
Reserved	Force CRST# cycling on slot interface: 0 = CRST# high 1 = Assert CRST# (Default)	Response to master abort on slot interface: 0 = Ignore 1 = Signal with target abort or SERR#	Reserved: Write as read.	Pass VGA addresses A0000-BFFFFh, 3B0-3BBh, 3C0-3DFh: 0 = No 1 = Yes	Reserved	Forwarding of SERR# from slot interface to primary PCI bus: 0 = Disable 1 = Enable	Response to parity errors on slot interface: 0 = Ignore 1 = Enable





7	6	5	4	3	2	1	0
PCICFG 3Fh			Bridge Control	Register - Byte	91		Default = 03
	Re	eserved. Write as	read.		Write posting:	Memory Win-	Memory Win-
					0 = Disable	dow 1 prefetch:	dow 0 prefetcl
					1 = Enable	0 = Disable	0 = Disable
						1 = Enable	1 = Enable
						(Default)	(Default)
PCICFG 40h		Sub	system Vendor Re	gister - Byte 0:	Bits [7:0]		Default = 00
Subsystem Ve	ndor Bits:						
		ads of this reaister	with the first value	written. The red	ister can be written or	nlv once. then be	comes read on
					external logic to drive		
			not drive any data.		Ũ		
PCICFG 41h		Subs	system Vendor Reg	gister - Byte 1:	Bits [15:8]		Default = 00
PCICFG 42h		Si	ubsystem ID Regis	ter - Byte 0: Bi	ts [7:0]:		Default = 00
Subsystem ID		01	ibayatem ib itegia	ter - Dyte v. Di	.5 [7.0].		Delaunt - O
			de de contracteur				
					ister can be written or	niy once, then be	comes read on
		-	with the first value	-			
- If the option	is selected, the	EXTCLK pin can	be used as DRVVE	-	external logic to drive		
- If the option case, the ch	is selected, the	EXTCLK pin can access but does	be used as DRVVE not drive any data.	ENID# to enable	external logic to drive		he bus. In this
- If the option	is selected, the	EXTCLK pin can access but does	be used as DRVVE	ENID# to enable	external logic to drive		
- If the option case, the ch	n is selected, the nipset claims the	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist	ENID# to enable	external logic to drive		he bus. In this Default = 00
<ul> <li>If the option case, the ch</li> <li>PCICFG 43h</li> <li>PCICFG 44h - 47</li> </ul>	n is selected, the nipset claims the	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist	ENID# to enable ter - Byte 1: Bi erved	external logic to drive		he bus. In this Default = 0( Default = 0(
<ul> <li>If the option case, the ch</li> <li>PCICFG 43h</li> </ul>	n is selected, the nipset claims the	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist Res	ENID# to enable ter - Byte 1: Bit erved rupt Assignme	external logic to drive s [15:8] nt Register		he bus. In this
<ul> <li>If the option case, the ch</li> <li>PCICFG 43h</li> <li>PCICFG 44h - 47</li> </ul>	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist Res Ing PCIRQ0# Intern Using OPTi IRQ	ENID# to enable ter - Byte 1: Bit erved rupt Assignme driveback mech	external logic to drive s [15:8] nt Register	e this data onto t	he bus. In this Default = 00 Default = 00 Default = 00
<ul> <li>If the option case, the ch</li> <li>PCICFG 43h</li> <li>PCICFG 44h - 47</li> </ul>	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist Res Ing PCIRQ0# Intern Using OPTi IRQ Docking Interrupt PCIRQ0# pin are	ENID# to enable ter - Byte 1: Bit erved rupt Assignme driveback mech t Assignment (P e mapped to this	external logic to drive <b>s [15:8]</b> <b>nt Register</b> anism: CIRQ0# Default) - Intr interrupt. Note that if	e this data onto t errupts from the an IRQ (an edge	he bus. In this Default = 00 Default = 00 Default = 00 docking e-mode interrup
<ul> <li>If the option case, the ch</li> <li>PCICFG 43h</li> <li>PCICFG 44h - 47</li> </ul>	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist Res Ing PCIRQ0# Intern Using OPTi IRQ Docking Interrupt PCIRQ0# pin are	ENID# to enable ter - Byte 1: Bit erved rupt Assignme driveback mech t Assignment (P e mapped to this	external logic to drive s [15:8] nt Register anism: CIRQ0# Default) - Int	e this data onto t errupts from the an IRQ (an edge	he bus. In this Default = 0 Default = 0 Default = 0 docking e-mode interrup
<ul> <li>If the option case, the ch</li> <li>PCICFG 43h</li> <li>PCICFG 44h - 47</li> </ul>	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist Res Ing PCIRQ0# Intern Using OPTi IRQ Docking Interrupt PCIRQ0# pin are is selected, this I Level Mode:	ENID# to enable ter - Byte 1: Bit erved driveback mech t Assignment (P mapped to this RQ must be pro	external logic to drive s [15:8] nt Register anism: CIRQ0# Default) - Int interrupt. Note that if grammed to Level mo	e this data onto t errupts from the an IRQ (an edge ode on the host o	he bus. In this Default = 0 Default = 0 Default = 0 docking e-mode interrup chipset.
- If the option case, the ch PCICFG 43h PCICFG 44h - 47	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist Res Ing PCIRQ0# Intern Using OPTi IRQ Docking Interrupt PCIRQ0# pin are is selected, this I Level Mode: 00000 = Disabled	ENID# to enable ter - Byte 1: Bit erved rupt Assignme driveback mech t Assignment (P mapped to this RQ must be pro	external logic to drive s [15:8] nt Register anism: CIRQ0# Default) - Intr interrupt. Note that if grammed to Level mo 10 = PCIRQ1#	e this data onto t errupts from the an IRQ (an edge ode on the host o 00100 = PC	he bus. In this Default = 0 Default = 0 Default = 0 docking e-mode interrup chipset. CIRQ3#
- If the option case, the ch PCICFG 43h PCICFG 44h - 47	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist Res ing PCIRQ0# Intern Using OPTi IRQ Docking Interrupt PCIRQ0# pin are is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0	ENID# to enable ter - Byte 1: Bit erved rupt Assignme driveback mech t Assignment (P mapped to this RQ must be pro- d 000 # (Default) 000	external logic to drive s [15:8] nt Register anism: CIRQ0# Default) - Intr interrupt. Note that if grammed to Level mo 10 = PCIRQ1#	e this data onto t errupts from the an IRQ (an edge ode on the host o	he bus. In this Default = 0 Default = 0 Default = 0 docking e-mode interrup chipset. CIRQ3#
- If the option case, the ch PCICFG 43h PCICFG 44h - 47	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist Res Ing PCIRQ0# Intern Using OPTi IRQ Docking Interrupt PCIRQ0# pin are is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0 Edge Mode: (Vis	ENID# to enable ter - Byte 1: Bit erved rupt Assignmen driveback mech t Assignment (P e mapped to this RQ must be pro- d 000 per-N+)	external logic to drive <b>is [15:8]</b> <b>int Register</b> anism: CIRQ0# Default) - Int interrupt. Note that if grammed to Level model 10 = PCIRQ1# 11 = PCIRQ2#	e this data onto t errupts from the an IRQ (an edge ode on the host o 00100 = PC 00101-011	he bus. In this Default = 00 Default = 00 Default = 00 docking e-mode interrup chipset. CIRQ3# 11 = Rsrvd
<ul> <li>If the option case, the ch</li> <li>PCICFG 43h</li> <li>PCICFG 44h - 47</li> </ul>	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist Res ing PCIRQ0# Intern Using OPTi IRQ Docking Interrupt PCIRQ0# pin are is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0 Edge Mode: (Vig 10000 = IRQ0	ENID# to enable ter - Byte 1: Bit erved rupt Assignme driveback mech t Assignment (P e mapped to this RQ must be pro d 000 per-N+) 101	external logic to drive <b>is [15:8]</b> <b>int Register</b> anism: CIRQ0# Default) - Int interrupt. Note that if grammed to Level model 10 = PCIRQ1# 11 = PCIRQ2# 10 = IRQ6	e this data onto t etrupts from the an IRQ (an edge ode on the host of 00100 = PC 00101-011 <sup></sup> 11011 = IR	he bus. In this Default = 0 Default = 0 Default = 0 docking e-mode interrup chipset. CIRQ3# 11 = Rsrvd Q11
<ul> <li>If the option case, the ch</li> <li>PCICFG 43h</li> <li>PCICFG 44h - 47</li> </ul>	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist Res Ing PCIRQ0# Intern Using OPTi IRQ Docking Interrupt PCIRQ0# pin are is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0 Edge Mode: (Vig 10000 = IRQ0 10001 = IRQ0	ENID# to enable ter - Byte 1: Bit erved rupt Assignme driveback mech t Assignment (F mapped to this RQ must be pro- d 000 # (Default) 000 per-N+) 101 101	external logic to drive ss [15:8] nt Register anism: CIRQ0# Default) - Intri interrupt. Note that if grammed to Level model 10 = PCIRQ1# 11 = PCIRQ2# 10 = IRQ6 11 = IRQ7	e this data onto t etrupts from the an IRQ (an edge ode on the host of 00100 = PC 00101-011 <sup>-</sup> 11011 = IR 11100 = IR	he bus. In this Default = 0 Default = 0 Default = 0 docking e-mode interrup chipset. CIRQ3# 11 = Rsrvd Q11 Q12
- If the option case, the ch PCICFG 43h PCICFG 44h - 47	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist Res Ing PCIRQ0# Intern Using OPTi IRQ Docking Interrupt PCIRQ0# pin are is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0 Edge Mode: (Vig 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2	ENID# to enable ter - Byte 1: Bit erved rupt Assignme driveback mech t Assignment (P mapped to this RQ must be pro- d 000 ber-N+) 101 101 110	external logic to drive s [15:8] nt Register anism: CIRQ0# Default) - Intri interrupt. Note that if grammed to Level models 10 = PCIRQ1# 11 = PCIRQ2# 10 = IRQ6 11 = IRQ7 00 = IRQ8	e this data onto t errupts from the an IRQ (an edge ode on the host o 00100 = PC 00101-011 <sup>-1</sup> 11011 = IR 11100 = IR 11101 = IR	he bus. In this Default = 00 Default = 00 Default = 00 docking e-mode interrup chipset. CIRQ3# 11 = Rsrvd Q11 Q12 Q13
- If the option case, the ch PCICFG 43h PCICFG 44h - 47	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist Res Ing PCIRQ0# Intern Using OPTi IRQ Docking Interrupt PCIRQ0# pin are is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0 Edge Mode: (Vig 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2 10011 = IRQ3	ENID# to enable ter - Byte 1: Bit erved rupt Assignme driveback mech t Assignment (P mapped to this RQ must be pro- d 000 ber-N+) 101 101 110 110	external logic to drive s [15:8] nt Register anism: CIRQ0# Default) - Intri interrupt. Note that if grammed to Level models 10 = PCIRQ1# 11 = PCIRQ2# 10 = IRQ6 11 = IRQ7 00 = IRQ8 01 = IRQ9	e this data onto t etrupts from the an IRQ (an edge ode on the host of 00100 = PC 00101-011 <sup>-</sup> 11011 = IR 11100 = IR 11101 = IR 11110 = IR	he bus. In this Default = 0 Default = 0 Default = 0 docking e-mode interrup chipset. CIRQ3# 11 = Rsrvd Q11 Q12 Q13 Q14
- If the option case, the ch PCICFG 43h PCICFG 44h - 47	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist Res Ing PCIRQ0# Intern Using OPTi IRQ Docking Interrupt PCIRQ0# pin are is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0 Edge Mode: (Vig 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2	ENID# to enable ter - Byte 1: Bit erved rupt Assignme driveback mech t Assignment (P mapped to this RQ must be pro- d 000 ber-N+) 101 101 110 110	external logic to drive s [15:8] nt Register anism: CIRQ0# Default) - Intri interrupt. Note that if grammed to Level models 10 = PCIRQ1# 11 = PCIRQ2# 10 = IRQ6 11 = IRQ7 00 = IRQ8	e this data onto t errupts from the an IRQ (an edge ode on the host o 00100 = PC 00101-011 <sup>-1</sup> 11011 = IR 11100 = IR 11101 = IR	he bus. In this Default = 0 Default = 0 Default = 0 docking e-mode interrup chipset. CIRQ3# 11 = Rsrvd Q11 Q12 Q13 Q14
- If the option case, the ch PCICFG 43h PCICFG 44h - 47	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does	be used as DRVVE not drive any data. Ibsystem ID Regist Res Ing PCIRQ0# Intern Using OPTi IRQ Docking Interrupt PCIRQ0# pin are is selected, this I Level Mode: 00000 = Disabled 00000 = Disabled 00001 = PCIRQ0 Edge Mode: (Vig 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2 10011 = IRQ3 10100 = IRQ4	ENID# to enable ter - Byte 1: Bit erved rupt Assignme driveback mech t Assignment (P mapped to this RQ must be pro- d 000 ber-N+) 101 101 110 110	external logic to drive s [15:8] nt Register anism: CIRQ0# Default) - Intri interrupt. Note that if grammed to Level models 10 = PCIRQ1# 11 = PCIRQ2# 10 = IRQ6 11 = IRQ7 00 = IRQ8 01 = IRQ9 10 = IRQ9 10 = IRQ10	e this data onto t etrupts from the an IRQ (an edge ode on the host of 00100 = PC 00101-011 <sup>-</sup> 11011 = IR 11100 = IR 11101 = IR 11110 = IR	he bus. In this Default = 0 Default = 0 Default = 0 docking e-mode interrup chipset. CIRQ3# 11 = Rsrvd Q11 Q12 Q13 Q14 Q15
- If the option case, the ch PCICFG 43h PCICFG 44h - 47	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does Su Dock	be used as DRVVE not drive any data. Ibsystem ID Regist Res Ing PCIRQ0# Intern Using OPTi IRQ Docking Interrupt PCIRQ0# pin are is selected, this I Level Mode: 00000 = Disabled 00000 = Disabled 00001 = PCIRQ0 Edge Mode: (Vig 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2 10011 = IRQ3 10100 = IRQ4	ENID# to enable ter - Byte 1: Bit erved rupt Assignme driveback mech t Assignment (P mapped to this RQ must be pro- d 000 ber-N+) 101 101 110 110	external logic to drive s [15:8] nt Register anism: CIRQ0# Default) - Intri interrupt. Note that if grammed to Level models 10 = PCIRQ1# 11 = PCIRQ2# 10 = IRQ6 11 = IRQ7 00 = IRQ8 01 = IRQ9 10 = IRQ9 10 = IRQ10	e this data onto t e this data onto t errupts from the an IRQ (an edge ode on the host of 00100 = PC 00101-011 11011 = IR 11100 = IR 11101 = IR 11110 = IR 11110 = IR 11111 = IR	he bus. In this Default = 0 Default = 0 Default = 0 docking e-mode interrup chipset. CIRQ3# 11 = Rsrvd Q11 Q12 Q13 Q14 Q15
<ul> <li>If the option case, the ch</li> <li>PCICFG 43h</li> <li>PCICFG 44h - 47</li> </ul>	n is selected, the nipset claims the <b>h</b>	EXTCLK pin can access but does Su Dock	be used as DRVVE not drive any data. Ibsystem ID Regist Res Ing PCIRQ0# Intern Using OPTi IRQ Docking Interrupt PCIRQ0# pin are is selected, this I Level Mode: 00000 = Disabled 00000 = Disabled 00001 = PCIRQ0 Edge Mode: (Vig 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2 10011 = IRQ3 10100 = IRQ4	ENID# to enable ter - Byte 1: Bit erved rupt Assignme driveback mech t Assignment (P mapped to this RQ must be pro- d 000 ber-N+) 101 101 110 110	external logic to drive <b>is [15:8]</b> <b>int Register</b> anism: CIRQ0# Default) - Inti- interrupt. Note that if grammed to Level mod 10 = PCIRQ1# 11 = PCIRQ2# 10 = IRQ6 11 = IRQ7 00 = IRQ8 01 = IRQ9 10 = IRQ9 10 = IRQ10	e this data onto t e this data onto t errupts from the an IRQ (an edge ode on the host of 00100 = PC 00101-011 11011 = IR 11100 = IR 11101 = IR 11110 = IR 11110 = IR 11111 = IR 11111 = IR 11111 = IR 11111 = IR	he bus. In this Default = 0 Default = 0 Default = 0 docking -mode interrup chipset. CIRQ3# 11 = Rsrvd Q11 Q12 Q13 Q14 Q15 CFG 50h[6]=1)



7	6	5	4	3	2	1	0
PCICFG 49h		Docki	ng PCIRQ1# Interrupt	Assignment	Register		Default = 02h
	Reserved		Using OPTi IRQ drive	back mechai	nism:		
			Docking PCIRQ1# Int ing PCIRQ1# pin are	mapped to th	is interrupt. Note that	if an IRQ (an	edge-mode inter-
			rupt) is selected, this Level Mode:	IRQ must be	programmed to Level	mode on the	nost chipset.
			00000 = Disabled 00001 = PCIRQ0#		) = PCIRQ1# (Default = PCIRQ2#	) 00100 = P0 00101-011	
			Edge Mode: (Viper-N	<b>l</b> +)			
			10000 = IRQ0		) = IRQ6	11011 = IR	
			10001 = IRQ1		= IRQ7	11100 = IR	
			10010 = IRQ2 10011 = IRQ3		) = IRQ8 = IRQ9	11101 = IR 11110 = IR	
			10011 = IRQ3 10100 = IRQ4		= IRQ9 ) = IRQ10	11110 = IR 11111 = IR	
			10101 = IRQ5	TIOIC			
		Reserved	4		Using Host PCI IN	NTA#-D# (PCI	CFG 50h[6]=1)
					000 = Disabled	011 =	INTC#
					001 = INTA#	100 =	INTD#
					001 = INTA# 010 = INTB# (defaul	100 =	INTD# 11 = Reserved
PCICFG 4Ah		Docki	ng PCIRQ2# Interrupt /	Assignment	010 = INTB# (defaul	100 =	
PCICFG 4Ah	Reserved	Docki	ng PCIRQ2# Interrupt /		010 = INTB# (defaul Register	100 =	11 = Reserved
PCICFG 4Ah	Reserved	Docki		back mechar errupt Assigr mapped to th	010 = INTB# (defaul <b>Register</b> nism: ment (PCIRQ2# Defa is interrupt. Note that	100 = t) 101-1 ault) - Interrupt if an IRQ (an	11 = Reserved Default = 03 s from the dock- edge-mode inter
PCICFG 4Ah	Reserved	Docki	Using OPTi IRQ drive Docking PCIRQ2# Int ing PCIRQ2# pin are	back mechar errupt Assigr mapped to th	010 = INTB# (defaul <b>Register</b> nism: ment (PCIRQ2# Defa is interrupt. Note that	100 = t) 101-1 ault) - Interrupt if an IRQ (an	11 = Reserved Default = 031 s from the dock- edge-mode inter-
PCICFG 4Ah	Reserved	Docki	Using OPTi IRQ drive Docking PCIRQ2# Int ing PCIRQ2# pin are rupt) is selected, this I Level Mode: 00000 = Disabled	back mechar errupt Assigr mapped to th IRQ must be 00010	010 = INTB# (defaul <b>Register</b> hism: ment (PCIRQ2# Defa is interrupt. Note that programmed to Level 0 = PCIRQ1#	100 = t) 101-1 ault) - Interrupt if an IRQ (an mode on the 00100 = P0	11 = Reserved Default = 03 s from the dock- edge-mode inter- host chipset. CIRQ3#
PCICFG 4Ah	Reserved	Docki	Using OPTi IRQ drive Docking PCIRQ2# Int ing PCIRQ2# pin are r rupt) is selected, this Level Mode: 00000 = Disabled 00001 = PCIRQ0#	back mechan errupt Assigr mapped to th IRQ must be 00010 00011	010 = INTB# (defaul <b>Register</b> hism: ment (PCIRQ2# Defa is interrupt. Note that programmed to Level	100 = t) 101-1 ault) - Interrupt if an IRQ (an mode on the 00100 = P0	11 = Reserved Default = 031 s from the dock- edge-mode inter- host chipset. CIRQ3#
PCICFG 4Ah	Reserved	Docki	Using OPTi IRQ drive Docking PCIRQ2# Int ing PCIRQ2# pin are e rupt) is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0# Edge Mode: (Viper-N	back mechai errupt Assigr mapped to th IRQ must be 00010 00011 <b>I+)</b>	010 = INTB# (defaul <b>Register</b> hism: ment (PCIRQ2# Defa is interrupt. Note that programmed to Level 0 = PCIRQ1# = PCIRQ2# (Default)	100 = t) 101-1 ault) - Interrupt if an IRQ (an mode on the 00100 = P( ) 00101-011	11 = Reserved Default = 03 s from the dock- edge-mode inter host chipset. CIRQ3# 11 = Rsrvd
PCICFG 4Ah	Reserved	Docki	Using OPTi IRQ drive Docking PCIRQ2# Int ing PCIRQ2# pin are i rupt) is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0# Edge Mode: (Viper-N 10000 = IRQ0	back mechai errupt Assigr mapped to th IRQ must be 00010 00011 I+) 10110	010 = INTB# (defaul <b>Register</b> hism: ment (PCIRQ2# Defa is interrupt. Note that programmed to Level 0 = PCIRQ1# = PCIRQ2# (Default 0 = IRQ6	100 = t) 101-1 ault) - Interrupt if an IRQ (an mode on the 00100 = P( 00101-011 11011 = IR	11 = Reserved Default = 03 s from the dock- edge-mode inter host chipset. CIRQ3# 11 = Rsrvd Q11
PCICFG 4Ah	Reserved	Docki	Using OPTi IRQ drive Docking PCIRQ2# Int ing PCIRQ2# pin are ir rupt) is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0# Edge Mode: (Viper-N 10000 = IRQ0 10001 = IRQ1	back mechai errupt Assigr mapped to th IRQ must be 00010 00011 I+) 10110 10111	010 = INTB# (defaul <b>Register</b> hism: ment (PCIRQ2# Defa is interrupt. Note that programmed to Level = PCIRQ1# = PCIRQ2# (Default = IRQ6 = IRQ7	100 = t) 101-1 ault) - Interrupt if an IRQ (an mode on the 00100 = PC 00101-011 11011 = IR 11100 = IR	11 = Reserved Default = 03 s from the dock- edge-mode inter host chipset. CIRQ3# 11 = Rsrvd Q11 Q12
PCICFG 4Ah	Reserved	Docki	Using OPTi IRQ drive Docking PCIRQ2# Int ing PCIRQ2# pin are ir rupt) is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0# Edge Mode: (Viper-N 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2	back mechai errupt Assigr mapped to th IRQ must be 00010 00011 I+) 10110 10111 11000	010 = INTB# (defaul <b>Register</b> hism: ment (PCIRQ2# Defa is interrupt. Note that programmed to Level 0 = PCIRQ1# = PCIRQ2# (Default 0 = IRQ6 = IRQ7 0 = IRQ8	100 = t) 101-1 ault) - Interrupt if an IRQ (an mode on the 00100 = P0 00101-011 11011 = IR 11100 = IR 11101 = IR	11 = Reserved Default = 03 s from the dock- edge-mode inter host chipset. CIRQ3# 11 = Rsrvd Q11 Q12 Q13
PCICFG 4Ah	Reserved	Docki	Using OPTi IRQ drive Docking PCIRQ2# Int ing PCIRQ2# pin are ir rupt) is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0# Edge Mode: (Viper-N 10000 = IRQ0 10001 = IRQ1	back mechai errupt Assigr mapped to th IRQ must be 00010 00011 1+) 10110 10111 11000 11001	010 = INTB# (defaul <b>Register</b> hism: ment (PCIRQ2# Defa is interrupt. Note that programmed to Level = PCIRQ1# = PCIRQ2# (Default = IRQ6 = IRQ7	100 = t) 101-1 ault) - Interrupt if an IRQ (an mode on the 00100 = P( 00101-011 11011 = IR 11100 = IR 11101 = IR 11110 = IR	11 = Reserved Default = 03 s from the dock- edge-mode inter host chipset. CIRQ3# 11 = Rsrvd Q11 Q12 Q13 Q14
PCICFG 4Ah	Reserved	Docki	Using OPTi IRQ drive Docking PCIRQ2# Int ing PCIRQ2# pin are ir rupt) is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0# Edge Mode: (Viper-N 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2 10011 = IRQ3	back mechai errupt Assigr mapped to th IRQ must be 00010 00011 1+) 10110 10111 11000 11001	010 = INTB# (defaul <b>Register</b> hism: ment (PCIRQ2# Defa is interrupt. Note that programmed to Level 0 = PCIRQ1# = PCIRQ2# (Default 0 = IRQ6 = IRQ7 0 = IRQ8 = IRQ9	100 = t) 101-1 ault) - Interrupt if an IRQ (an mode on the 00100 = P0 00101-011 11011 = IR 11100 = IR 11101 = IR	11 = Reserved Default = 031 s from the dock- edge-mode inter- host chipset. CIRQ3# 11 = Rsrvd Q11 Q12 Q13 Q14
PCICFG 4Ah	Reserved	Dockin	Using OPTi IRQ drive Docking PCIRQ2# Int ing PCIRQ2# pin are ir rupt) is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0# Edge Mode: (Viper-N 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2 10011 = IRQ3 10100 = IRQ4	back mechai errupt Assigr mapped to th IRQ must be 00010 00011 1+) 10110 10111 11000 11001	010 = INTB# (defaul <b>Register</b> hism: ment (PCIRQ2# Defa is interrupt. Note that programmed to Level 0 = PCIRQ1# = PCIRQ2# (Default 0 = IRQ6 = IRQ7 0 = IRQ8 = IRQ9	100 = t) 101-1 ault) - Interrupt if an IRQ (an mode on the 00100 = P( 00101-011 11011 = IR 11100 = IR 11101 = IR 11101 = IR 11111 = IR	11 = Reserved Default = 031 s from the dock- edge-mode inter- host chipset. CIRQ3# 11 = Rsrvd Q11 Q12 Q13 Q14 Q15
PCICFG 4Ah	Reserved		Using OPTi IRQ drive Docking PCIRQ2# Int ing PCIRQ2# pin are ir rupt) is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0# Edge Mode: (Viper-N 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2 10011 = IRQ3 10100 = IRQ4	back mechai errupt Assigr mapped to th IRQ must be 00010 00011 1+) 10110 10111 11000 11001	010 = INTB# (defaul <b>Register</b> hism: ment (PCIRQ2# Defa is interrupt. Note that programmed to Level 0 = PCIRQ1# = PCIRQ2# (Default 0 = IRQ6 = IRQ7 0 = IRQ8 = IRQ9 0 = IRQ10	100 = t) 101-1 ault) - Interrupt if an IRQ (an mode on the 00100 = PC 00101-011 11011 = IR 11100 = IR 11101 = IR 11110 = IR 11111 = IR	11 = Reserved Default = 031 s from the dock- edge-mode inter- host chipset. CIRQ3# 11 = Rsrvd Q11 Q12 Q13 Q14 Q15
PCICFG 4Ah	Reserved		Using OPTi IRQ drive Docking PCIRQ2# Int ing PCIRQ2# pin are ir rupt) is selected, this I Level Mode: 00000 = Disabled 00001 = PCIRQ0# Edge Mode: (Viper-N 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2 10011 = IRQ3 10100 = IRQ4	back mechai errupt Assigr mapped to th IRQ must be 00010 00011 1+) 10110 10111 11000 11001	010 = INTB# (defaul <b>Register</b> hism: ment (PCIRQ2# Defa is interrupt. Note that programmed to Level = PCIRQ1# = PCIRQ2# (Default = IRQ6 = IRQ7 = IRQ8 = IRQ9 = IRQ10 Using Host PCI II	100 = t) 101-1 ault) - Interrupt if an IRQ (an mode on the 00100 = P( 00101-011 11011 = IR 11101 = IR 11101 = IR 11101 = IR 11111 = IR 11111 = IR 011 = NTA#-D# (PCI 011 = 100 =	11 = Reserved Default = 03 s from the dock- edge-mode inter- host chipset. CIRQ3# 11 = Rsrvd Q11 Q12 Q13 Q14 Q15 CFG 50h[6]=1)

 Table 5-1
 Base Register Group - PCICFG 00h-4Fh (cont.)



7 PCICFG 4Bh	6	5	4	3		0		
PCICFG 4Bh				•		2	1	0
		Dockir	ng PCIRQ3# Interr	upt Assignm	nent R	Register		Default = 04
	Reserved		0	# Interrupt As are mapped this IRQ mus	ssignm to this at be p	nent (PCIRQ3# D s interrupt. Note tl	hat if an IRQ (a evel mode on th	upts from the dock- an edge-mode inter ne host chipset. PCIRQ3# (Default
			00001 = PCIRQ0 Edge Mode: (Vip 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2 10011 = IRQ3 10100 = IRQ4 10101 = IRQ5	<b>ber-N+)</b> 1( 1) 1 <sup>7</sup> 1 <sup>7</sup>	0110 = 0111 = 1000 = 1001 =	= PCIRQ2# = IRQ6 = IRQ7 = IRQ8 = IRQ9 = IRQ10	00101-0 11011 = 11100 = 11101 = 11110 = 11111 =	IRQ12 IRQ13 IRQ14
		Reserved	•		(	Using Host PC 000 = Disabled 001 = INTA# 010 = INTB#	01 10	CICFG 50h[6]=1) 1 = INTC# 0 = INTD# (default) 1-111 = Reserved
PCICFG 4Ch		Dock	ing Detect Interru	pt Assignme	ent Re	egister		Default = 01
Host controller type: 0 = FireStar (burst two data phases) 1 = Viper-N+ (send single data phase on	Interrupt Pin Requested in PCICFG 3Dh 0 = equal to Level Mode selections in PCICFG 4Ch[4:0]	Reserved	if the device attac same interrupt wi Level Mode: 00000 = Disablec 00001 = PCIRQ0 00010 = PCIRQ1	nterrupt Assig ched could no ill be generate d # (Default) #	gnmen ot be d ed whe 00 00	t - If attachment of letermined, this ir	nterrupt will be ation is remove 00' 010	
IRQ driveback)	1 = Always 01		00011 = PCIRQ2 Edge Mode: (Vig 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2 10011 = IRQ3 10100 = IRQ4 10101 = IRQ5		10 11 11	110 = IRQ6 111 = IRQ7 000 = IRQ8 001 = IRQ9 010 = IRQ10	111 111 111	011 = IRQ11 100 = IRQ12 101 = IRQ13 110 = IRQ14 111 = IRQ15
		Reserved			(	Using Host PC 000 = Disabled 001 = INTA# (def 010 = INTB#	01 ault) 10	CICFG 50h[6]=1) 1 = INTC# 0 = INTD# 1-111 = Reserved
PCICFG 4Dh			Serial IRQ Er	nable Regist	er			Default = 00
		Test Bits (for fa	actory use only)	_			Reserved	IRQSER on pir 15 0 = Disabled 1 = Enabled
			Serial IRQ Co					Default = 00

## Table 5-1 Base Register Group - PCICFG 00h-4Fh (cont.)



7	6	5	4	3	2	1	0
Compaq SIRQ HALT mode request: 0 = Active 1 = Halt	Compaq SIRQ QUIET mode request: 0 = Continuous 1 = Quiet	Reserved	Compaq SIRQ data frame slots. Change only when the Serial IRQ logic is disabled or in Halt state. 0 = 17 slots 1 = 21 slots	in PCI clocks. Ch only when Seria or in Ha 00 = 4 P0 01 = 6 P0	CI clocks CI clocks CI clocks	Reserved	Compaq SIRQ (Compaq Serial IRQ scheme): 0 = Disable 1 = Enable
PCICFG 4Fh		Serial IRQ	Control Register	2 And External A	rbiter Enable		Default = 00h
Compaq SIRQ in HALT state (RO)? 0 = No	Compaq SIRQ in QUIET state (RO)? 0 = No			Reserved			External Arbiter on secondary PCI: 0 = Disable
1 = Yes	1 = Yes						1 = Enable

Table 5-1 Base Register Group - PCICFG 00h-4Fh (cont.)

## 5.3 82C814-Specific Register Group

The 82C814 defines many special functions that require enabling and monitoring through a dedicated register set. The 82C814-specific registers at PCICFG 50h-5Fh remain set to their programmed values even after a device is removed from the slot. Also, PCICFG 50h is common to both slot interfaces (i.e. changing the bit in one PCI register set changes it in the other).

The following subsections discuss some of the special functions located in the 82C814-Specific Register Group.

## 5.3.1 CLKRUN#

PCICFG 50h[2] selects whether the CLKRUN# signal to the host will toggle. Normally it will be set for automatic operation. In this mode, the 82C814 logic asserts CLKRUN# only when it wants bus ownership for master cycles, or when it has an interrupt it must send to the host. At all other times, it leaves CLKRUN# tristated and depends on the current PCI bus master to assert CLKRUN# and keep the clock running.

### 5.3.2 Slot Buffer Enable, Slew Rate, and Threshold Control

PCICFG 51h[2:0] are automatically updated by the card insertion state machine according to whether a 5.0V or 3.3V dock has been detected using CD1-2# and VS1-2. Once the card has been inserted and detected, and the interface automatically set appropriately, software can still override the automatic settings by reading and then writing PCICFG 51h[2:0] as desired.

### 5.3.3 Dual ISA Buses

Dual ISA buses are possible with the 82C814 chip used in conjunction with the OPTi PCI-ISA Bridge chips. This feature depends on the ISA Windows feature of the 82C814 chip, which allows cycles destined for the remote docking ISA bus to be claimed with positive decoding from the primary PCI bus and then retried. If the cycle turns out not to be destined for the docking ISA bus, the 82C814 chip ignores the next retry so that the cycle will be claimed using subtractive decode by the host chipset.

The FireStar chip provides an additional feature that allows positive decode of cycles to known local ISA devices. This feature would conflict with the positive decode used by the 82C814 chip. Therefore, the 82C814 chip has the option of decoding on the slow clock instead of on the medium clock. This feature is enabled by writing PCICFG 5Eh[7] = 1.

When the feature is selected, the 82C814 logic will monitor the DEVSEL# line to determine whether FireStar (or anyone else) has claimed the cycle by fast or medium decode. Only if DEVSEL# remains high through the medium decode clock will the 82C814 chip claim the cycle.

The slow decode feature works only for windows enabled as ISA windows. Other windows will continue to use a medium decode.



Table 5-2	Specific Regi	ster Group - I	PCICFG 50h-5	δFh			
7	6	5	4	3	2	1	0
PCICFG 50h			PCI Host Feature	e Control Registe	er		Default = 00
Reserved	Primary INTA#- INTD# Select 0 = No (pin 12 pulled down) 1 = Yes (pin 12 pulled up)	Vendor ID feature selected: 0 = No 1 = Yes	IRQLATCH function 0 = Disable (default) 1 = Enable	Docking detect debounce: 0 = 1.0 sec 1 = 0.25 sec	CLKRUN# (on host interface): 0 = Enabled per PCI 1 = Disabled, CLKRUN# tristated	CRST# and ENVCC5 Con- trol 0 = Normal 1 = Force both signals high, ignore PCICFG 3Eh[6] and MEMOFST 070h	MEMOFST 01 bits [2:0] 0 = Read/Writ 1 = Read only
PCICFG 51h			Docking Feature	Control Register	r 1		Default = 04
	ce clock divisor: Default)	Dock Interface- clock source: 0 = PCICLK 1 = EXTCLK	Mode select: 0 = Automatic 1 = Force async	CCLKRUN# on dock interface 0 = Disabled 1 = Enabled		Output Dr 00 = Reser 01 = Reser 10 = 3.3V F 11 = 5.0V F their previously w ck attachment/rem	ved PCI dock PCI dock ritten value
PCICFG 52h			Docking Feature	Control Register	r 2		Default = 4Fi
	ets the approximate ary PCICLK must b er delays. elay 0001 = 1ns	e skewed in order 0010 = 2	to compensate	Block Prefetch on Down- stream Trans- actions 0 = No 1 = Yes (default) Controls mem- ory windows 0 & 1 only	Block Posted Writes on Downstream Transactions 0 = No 1 = Yes (default) Controls mem- ory windows 0 & 1 only	Enabled delayed Trans- actions 0 = Only when window selected as ISA window 1 = On all win- dows when- ever retry count exceeds 50% of retry limit (PCICFG 5Eh[2:0]). (default)	Type 1 to Type 0 conversion blocked from secondary to primary: 0 = No 1 = Yes (Default)
PCICFG 53h			Docking Feature	Control Register	r 3		Default = 00
	d when PCICFG	0	d when CD1-2# e states	•	led on read of ST 0-FFFh	MEMOFS	ed on write of ST 0-FFFh
0	s changed	00 = None 01 = SMI#		00 = None 01 = SMI#		00 = None 01 = SMI#	





7	6	5	4	3	2	1	0
PCICFG 54h IRQ Drivebac	k Protocol Addres		ck Address Regi	ster - Byte 0: Add	Iress Bits [7:0]		Default = 30h
the host. C controller o - Bits 2:0 are	0	, it writes the chan nd latches the new 00 and are read-o	iged IRQ informati v IRQ values. nly.	rce, it follows the I ion to the 32-bit I/C		00	
PCICFG 55h		IRQ Drivebac	k Address Regis	ster - Byte 1: Add	ress Bits [15:8]		Default = 33h
PCICFG 56h		IRQ Drivebacl	k Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = 33h
PCICFG 57h		IRQ Drivebacl	k Address Regis	ter - Byte 3: Addr	ess Bits [31:24]		Default = 33h
PCICFG 58h		DRQ Remap B	Base Address Re	gister - Byte 0: A	ddress Bits [7:0]		Default = 00h
address ca	n fall only on 256 4 logic uses this b	byte boundaries.		pecify that base; bi			
PCICFG 59h		DRQ Remap Ba	ase Address Reg	jister - Byte 1: Ad	ldress Bits [15:8]		Default = 00h
PCICFG 5Ah		DRQ Remap Ba	se Address Regi	ister - Byte 2: Ad	dress Bits [23:16	]	Default = 00h
PCICFG 5Bh		DRQ Remap Ba	se Address Reg	ister - Byte 3: Ad	dress Bits [31:24	]	Default = 00h
PCICFG 5Ch			DMA Channel	Selector Register			Default = 00h
Channel 7 (DMAC2):	Channel 6 (DMAC2):	Channel 5 (DMAC2):	DMAC respon- sibility (RO):	Channel 3 (DMAC1):	Channel 2 (DMAC1):	Channel 1 (DMAC1):	Channel 0 (DMAC1):
0 = Not claimed		0 = Not claimed	0 = Secondary	0 = Not claimed	0 = Not claimed	0 = Not claimed	0 = Not claimed
1 = On slot interface	1 = On slot interface	1 = On slot interface	(always) 1 = Master	1 = On slot interface	1 = On slot interface	1 = On slot interface	1 = On slot interface
PCICFG 5Dh		SM	II Status Registe	r (Write 1 to clea	r bit)		Default = 00h
Toggling of PCICFG 3Eh[6] Generated SMI 0 = No 1 = Yes	Dock/Undock Event Gener- ated SMI 0 = No 1 = Yes	Read of Card- Bus Registers (MEMOFST 0=FFFh) Gen- erated SMI 0 = No	Write of Card- Bus Registers (MEMOFST 0=FFFh) Gen- erated SMI 0 = No	Docking Win- dow 3 generated SMI: 0 = No 1 = Yes	Docking Win- dow 2 generated SMI: 0 = No 1 = Yes	Docking Win- dow 1 generated SMI: 0 = No 1 = Yes	Docking Win- dow 0 generated SMI 0 = No 1 = Yes



7	6	5	4	3	2	1	0
PCICFG 5Eh			Primary Retry	/ Limit Register			Default = 00h
Slow decode for ISA windows: 0 = Disable 1 = Enable	Prefetch on upstream transactions: 0 = Disable 1 = Enable	Posted writes on upstream transactions: 0 = Disable 1 = Enable	Core voltage: 0 = 3.3V 1 = 5.0V	Retry count readback control: 0 = Write post- ing retries on second- ary 1 = Retries on primary	82C814, as a sla	100=2 <sup>16</sup> 101=2 <sup>20</sup> 110=2 <sup>24</sup>	sses on the pri-
<ul><li>More than</li><li>Used for d</li></ul>	er returns the num 256 retries are inc iagnostic purpose counts are maintai	ber of retry attem licated by FFh. S. Read-only.	ots made.	Readback Regist	er (RO) count being read l	back.	Default = 00ł
Write-Only: This	s register is also w	ritable, for factory	diagnostic purpos	es only.			
Status Chang	e Initialization 0 = Original	When PCICFG 51h[3]=1	PCI Retry Test 0 = Disable	Prototype test mode:	Force FIFO clear	Retry test times:	Power-up and detect timer:

## Table 5-2 Specific Register Group - PCICFG 50h-5Fh (cont.)

## 5.4 CardBus Register Group

The CardBus-style control and status register group is accessible through two different means. It is always accessible as part of the PCI configuration space at the indexes shown in Table 5-4. In addition, when the CardBus register base address at PCICFG 14h is written to any value other than zero, these same registers can be accessed through the system memory space selected (see Table 5-3).

Note that when accessing these registers in PCI memory space, they start from an offset of 00h, not 60h, from the register base address programmed.

### 5.4.1 Power Control

PCICFG 70h[6:4] set the external VCC5 and VCC3 pin levels. Because only these two pins are available on the 82C814 interface, the system must be designed to interpret these signals properly and select the correct voltage for the application.

# Table 5-3 CardBus Register Set in System Memory Memory

CardBus Base Address plus:	Name
000h	Socket Event Register
004h	Socket Mask Register
008h	Socket Present State Register
00Ch	Force Event Register
010h	Control Register
014-7FFh	Reserved



Page 34 January 08, 1998

7	6	5	4	3	2	1	0
PCICFG 60h / M	EMOFST 00h		Socket Event I	Register - Byte 0			Default = 00h
		erved: is read.		Power cycle complete: 0 = No 1 = Yes Write 1 to clear	CCD2# status change: 0 = No 1 = Yes Write 1 to clear	CCD1# status change: 0 = No 1 = Yes Write 1 to clear	Reserved:
PCICFG 61h / M	EMOFST 01h			Register - Byte 1 /rite as read.			Default = 00h
				<b>Register - Byte 2</b> /rite as read.			Default = 00h
PCICFG 63h / M	EMOFST 03h			<b>Register - Byte 3</b> /rite as read.			Default = 00h
PCICFG 64h / M	EMOFST 04h		Socket Mask F	Register - Byte 0			Default = 00h
PCICFG 64h / MEMOFST 04h Socket Mask Reserved: Write as read.			Power cycle status change event: 0 = Mask 1 = Enable	CCD2# status change event: 0 = Mask 1 = Enable	CCD1# status change event: 0 = Mask 1 = Enable	Reserved	
PCICFG 65h / M	EMOFST 05h			Register - Byte 1 Vrite as read.	I	I	Default = 00h
PCICFG 66h / M	EMOFST 06h			Register - Byte 2 Vrite as read.			Default = 00h
PCICFG 67h / M	EMOFST 07h			<b>Register - Byte 3</b> /rite as read.			Default = 00h
PCICFG 68h / M	EMOFST 08h	Sock	et Present State	Register (RO) -	Byte 0		Default = 00h
Dock recog- nized - updated only on card insertion: 0 = Yes 1 = No	PCIRQ# Status 0 = At least one of PCIRQ0-3# is low 1 = PCIRQ0-3# are all high	Device type - up card ins 11 = Docking stati All other combinat	odated only on ertion: on	Power cycle status: 0 = Not suc- cessful 1 = Successful		attached attached	Reserved
PCICFG 69h / M	EMOFST 09h	So	cket Present St	ate Register - By	te 1		Default = 00h
Reserved: Write as read.		Reserved		3.3V dock detected: 0 = No 1 = Yes	5.0V dock detected: 0 = No 1 = Yes	Bad VCC request (outside CVS1-2, CCD1-2# range): 0 = No 1 = Yes	Data lost (dock detached before transac- tion completed): 0 = No 1 = Maybe
PCICFG 6Ah / M	IEMOFST 0Ah	So		ate Register - By	te 2		Default = 00h
				Vrite as read.			
PCICFG 6Bh / M	IEMOFST 0Bh	Socket Pres	ent State Regist	er - Byte 3 (bits a	ire writeable)		Default = 30h

## Table 5-4 CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh



Table 5-4	CardBus Reg	ister Group -	PCICFG 60h-	74h / MEMOF	ST 00h-7Fh		
7	6	5	4	3	2	1	0
Socket can sup- ply Voltage Y: 0 = No 1 = Yes	Socket can sup- ply Voltage X: 0 = No 1 = Yes	Socket can supply 3.3V: 0 = No 1 = Yes	Socket can supply 5.0V: 0 = No 1 = Yes			erved: as read.	
PCICFG 6Ch / M	IEMOFST 0Ch		Force Event F	Register - Byte 0			Default = 00ł
Force dock rec- ognized bit to 1: 0 = No 1 = Yes	Reserved: Write as read.	Force de 11 = Docking sta All other combina		Force power cycle event: 0 = No 1 = Yes	Force CCD2# event: 0 = No 1 = Yes	Force CCD1# event: 0 = No 1 = Yes	Reserved
PCICFG 6Dh / MEMOFST 0Dh Force Event Register - Byte 1							Default = 00ł
Reserved: Write as read.	Force retest of CVS1-2, CCD1-2# pins (or force bits): 0 = No 1 = Yes	Rese	erved	Force 3.3V dock detected bit to 1: 0 = No 1 = Yes	Force 5.0V dock detected bit to 1: 0 = No 1 = Yes	Force bad VCC request bit to 1: 0 = No 1 = Yes	Force data lost bit to 1: 0 = No 1 = Yes
PCICFG 6Eh / M	EMOFST 0Eh			Register - Byte 2 Vrite as read.			Default = 00I
PCICFG 6Fh / M	EMOFST 0Fh			Register - Byte 3 Vrite as read.			Default = 00h
PCICFG 70h / M	EMOFST 10h		Control Re	gister - Byte 0			Default = 00h
Reserved:	Doc	k VCC power requ	Jest:	Reserved:	Doc	k VPP Power Req	uest
Write as read.	000 = Power ( 001 = Reserv 010 = 5.0V 011 = 3.3V	ed 101 =	Voltage X Voltage Y Reserved	Write as read.		its; do not have ar )] = 1, these bits a	•
PCICFG 71h / M	EMOFST 11h			<b>gister - Byte 1</b> Vrite as read.			Default = 00h
				<b>gister - Byte 2</b> Vrite as read.			Default = 00h
PCICFG 73h / M	EMOFST 13h			<b>gister - Byte 3</b> Vrite as read.			Default = 00h
PCICFG 74h / M	EMOFST 14h		Res	served			Default = 00h

## Table 5-4 CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh

## 5.5 Docking Station Window Selection Group

One block of the 82C814 PCI-to-CardBus configuration registers is used to select the memory or I/O address ranges that will be claimed by the bridge and passed onto the secondary PCI bus for use with the OPTi PCI-to-ISA Bridge.

Windows 4-7, which were available in Rev 0.0 of the 82C814 chip and overlapped the CardBus windows, are no longer available. Table 5-5 summarizes the features.

The docking station access windows allow far more flexibility in cycle selection, masking, etc. than do the CardBus window registers.

## 5.5.1 Docking Station Window Registers

The docking station registers are listed in Table 5-5. Table 5-6 follows and includes the default settings for each register.



Docking Station Access Window #	Default Mask	Bits Decoded	Memory or I/O Selectable?	Can Generate SMI#?
<u>0</u>	000FFFh	A[31:2]	Yes - Defaults to Memory	Yes
1	000FFFh	A[31:2]	Yes - Defaults to Memory	Yes
2	000003h	A[31:2]	Yes - Defaults to I/O	Yes
3	000003h	A[31:2]	Yes - Defaults to I/O	Yes

Table 5-5 Docking Station Access Window	Table 5-5	Docking Station Access Windows
---	-----------	--------------------------------

### 5.5.1.1 Cycle Decoding

Each window can select either memory or I/O decoding, and allows for a decode range anywhere from one dword to the entire address space. Upper address bits from A31 on down can be masked in the comparison, allowing any desired degree of aliasing.

### 5.5.1.2 Cycle Trapping

Instead of passing a claimed cycle onto the intended slave PCI interface, the cycle controller can generate a STOP# or CSTOP# on the master PCI interface (primary PCI interface or slot interface) and cause the controlling device to back off. At the same time, the cycle controller generates an IRQ driveback cycle with SMI# active, therefore converting the cycle into a System Management Interrupt trap.

At this point, the master will most likely retry the cycle, at which time the 82C814 will allow it to proceed. It may or may not be able to deliver valid data. The host chipset can then run its SMM code. The SMM code can read the SMI Status Register from the 82C814 to determine the window access that caused the SMI. Once the value has been read, the host must write a 1 back to each SMI indicator bit to re-enable trapping and SMI generation on that window.

### 5.5.1.3 ISA Window Selection

All docking station windows contain the ISA Window Selection bit. When set to 1, the window operation is modified as follows.

- When a cycle initiated on the primary is claimed through this window, the cycle will be immediately and automatically retried.
- On the docking station side, the OPTi PCI-ISA Bridge will claim the cycle and wait for positive decode on the ISA bus.
  - If positive decode is determined, the OPTi PCI-ISA Bridge logic will terminate the cycle normally.
  - If no positive decode can be achieved, the OPTi PCI-ISA Bridge logic will terminate the cycle with a Target Abort. Once this occurs, the 82C814 chip will simply ignore the next retry attempt on its primary and allow the cycle to pass to the local ISA bus of the host controller.

The retries occur up to the limit defined in PCICFG 5Eh[2:0] before SERR# is generated.

### Table 5-6 Docking Station Window Registers - PCICFG 80h-EFh

7	6	5	4	3	2	1	0
PCICFG 80h		Default = 00h					
- The selecti	ts [31:0] indicate t	he start address fo ory or I/O, as well		elections, are mac	le through the	RO: Always returns 0	If memory: reads 0. If I/O: Decoding 0 = 16-bit AD[31:16] = 0 1 = 32-bit
PCICFG 81h		Window 0 Sta	rt Address Regis	ster - Byte 1: Add	ress Bits [15:8]		Default = FFh
PCICFG 82h		Window 0 Star	rt Address Regis	ter - Byte 2: Addı	ress Bits [23:16]		Default = FFh
PCICFG 83h Window 0 Start Address Register - Byte 3: Address Bits [31:24] Def					Default = FFh		
PCICFG 84h		Window 0 Ste	op Address Regi	ster - Byte 0: Add	dress Bits [7:0]		Default = 00h
- Register bi	Window 0 Address Bits:     RO:       - Register bits [31:0] indicate the stop address for one of the eight memory or I/O windows.     Always returns 0						



# 82C814

Table 5-6	6	5	4	CICFG 80h-EFr	2	1	0		
, PCICFG 85h				ster - Byte 1: Add	_	•	Default = 00h		
					Default = 00h				
PCICFG 86h				ster - Byte 2: Addr					
PCICFG 87h		Window 0 Sto	p Address Regis	ster - Byte 3: Addr	ress Bits [31:24]		Default = 00h		
PCICFG 88h		Window	w 0 Mask Regist	er - Byte 0: Mask	Bits [7:0]		Default = 03h		
<ul><li>Setting an</li><li>The regist</li></ul>		out the compariso en to 0 to decode tl	n on this bit.	It the memory or I/C	D address space.		RO: returns 1.		
PCICFG 89h		Window	/ 0 Mask Registe	er - Byte 1: Mask E	Bits [15:8]		Default = 00h		
PCICFG 8Ah		Window	0 Mask Registe	r - Byte 2: Mask B	its [23:16]		Default = 00h		
PCICFG 8Bh			Window 0 C	ontrol Register			Default = 48h		
Window points to ISA bus: 0 = No 1 = Yes	Reads are prefetchable: 0 = No 1 = Yes Set to 0 for I/O window	Writes can be posted: 0 = No 1 = Yes Set to 0 for I/O window	Reserved	Cycle qualifier: 0 = I/O 1 = Memory (Default)	Window 0 Trap/SMI#: 0 = Disable 1 = Enable	Res	erved		
PCICFG 8Ch-8F	÷h		Re	served			Default = 00h		
PCICFG 90h		Window 1 Sta	art Address Reg	ister - Byte 0: Add	dress Bits [7:0]		Default = 00h		
<ul><li>Register b</li><li>The select</li></ul>	I Start Address Bits: ter bits [31:0] indicate the start address for Window 1. election between memory or I/O, as well as other feature selections, are made through the w 1 Control Register.				de through the	RO: Always returns 0	If memory: reads 0. If I/O: Decoding 0 = 16-bit AD[31:16] = 0 1 = 32-bit		
PCICFG 91h		Window 1 Sta	rt Address Regi	ster - Byte 1: Add	ress Bits [15:8]		Default = FFh		
PCICFG 92h		Window 1 Star	rt Address Regis	ster - Byte 2: Addı	ress Bits [23:16]		Default = FFh		
PCICFG 93h		Window 1 Star	rt Address Regis	ster - Byte 3: Addı	ress Bits [31:24]		Default = FFh		
PCICFG 94h		Window 1 St	op Address Reg	ister - Byte 0: Add	dress Bits [7:0]		Default = 00h		
	Stop Address Bits: er bits [31:0] indicate the stop address for one of the eight memory or I/O windows.					RO: returns 0			
							Default = 00h		
		Window 1 Sto	p Address Regi						
- Register b				,	ress Bits [23:16]		Default = 00h		
- Register b PCICFG 95h		Window 1 Sto	p Address Regis	,			Default = 00h Default = 00h		



Table 5-6	<b>Docking Stat</b>	ion Window R	Registers - PC	ICFG 80h-EFh	ו (cont.)		
7	6	5	4	3	2	1	0
<ul> <li>Window 1 Mask Bits:</li> <li>Mask register bits [23:2] allow Window 0 to be aliased throughout the memory or I/O address space.</li> <li>Setting any bit to a 1 masks out the comparison on this bit.</li> <li>The register should be written to 0 to decode the entire address.</li> <li>Bits [1:0] are always 11 (masked).</li> </ul>					O: eturns 1.		
PCICFG 99h		Window	Bits [15:8]		Default = 00h		
PCICFG 9Ah		Window	1 Mask Register	- Byte 2: Mask B	its [23:16]		Default = 00h
PCICFG 9Bh			Window 1 Co	ontrol Register			Default = 48h
Window points to ISA bus: 0 = No 1 = Yes	Reads are prefetchable: 0 = No 1 = Yes Set to 0 for I/O window	Writes can be posted: 0 = No 1 = Yes Set to 0 for I/O window	Reserved	Cycle qualifier: 0 = I/O 1 = Memory (Default)	Window 1 Trap/SMI#: 0 = Disable 1 = Enable	Rese	erved
PCICFG 9Ch-9F	ĥ		Res	erved			Default = 00h
PCICFG A0h		Window 2 St	art Address Regi	ster - Byte 0: Add	dress Bits [7:0]		Default = 00h
- The select	its [31:0] indicate t	the start address fo ory or I/O, as well		elections, are mad	de through the	RO: Always returns 0	If memory: reads 0. If I/O: Decoding 0 = 16-bit AD[31:16] = 0 1 = 32-bit
PCICFG A1h	Window 2 Start Address Register - Byte 1: Address Bits [15:8] Default					Default = FFh	
PCICFG A2h	Window 2 Start Address Register - Byte 2: Address Bits [23:16]					Default = FFh	
PCICFG A3h		Window 2 Star	rt Address Regis	ter - Byte 3: Addı	ress Bits [31:24]		Default = FFh
PCICFG A4h		Window 2 Sto	op Address Regi	ster - Byte 0: Add	dress Bits [7:0]		Default = 00h
	op Address Bits: its [31:0] indicate t	the stop address fo	or one of the eight	memory or I/O wi	ndows	RO: Always returns 0	
PCICFG A5h		•	•	ster - Byte 1: Add			Default = 00h
PCICFG A6h	Window 2 Stop Address Register - Byte 2: Address Bits [23:16]					Default = 00h	
PCICFG A7h		Window 2 Sto	p Address Regis	ter - Byte 3: Addı	ress bits [31:24]		Default = 00h
PCICFG A8h		Window	w 2 Mask Registe	er - Byte 0: Mask	Bits [7:0]		Default = 03h
-	ster bits [23:2] allow y bit to a 1 masks	w Window 0 to be a out the compariso on to 0 to decode th	-		D address space.		O: eturns 1.
- The registe	re always 11 (mas						
- The registe		sked).	/ 2 Mask Registe	r - Byte 1: Mask E	3its [15:8]		Default = 00h



Table 5-6	<b>Docking Stat</b>	ion Window R	egisters - PC	ICFG 80h-EFh	ı (cont.)		
7	6	5	4	3	2	1	0
PCICFG ABh			Window 2 Co	ontrol Register			Default = 00h
Window points to ISA bus: 0 = No 1 = Yes	Reads are prefetchable: 0 = No 1 = Yes Set to 0 for I/O window	Writes can be posted: 0 = No 1 = Yes Set to 0 for I/O window	Reserved	Cycle qualifier: 0 = I/O (Default) 1 = Memory	Window 2 Trap/SMI#: 0 = Disable 1 = Enable	Res	erved
PCICFG ACh-A	Fh		Res	erved			Default = 00h
PCICFG B0h		Window 3 Sta	art Address Regi	ster - Byte 0: Add	Iress Bits [7:0]		Default = 00h
<ul><li>Register bi</li><li>The select</li></ul>	Window 3 Address Bits:					RO: Always returns 0	If memory: reads 0. If I/O: Decoding 0 = 16-bit AD[31:16] = 0 1 = 32-bit
PCICFG B1h	h Window 3 Start Address Register - Byte 1: Address Bits [15:8]						Default = FFh
PCICFG B2h Window 3 Start Address Register - Byte 2: Address Bits [23:16]						Default = FFh	
PCICFG B3h Window 3 Start Address Register - Byte 3: Address Bits [31:24]					Default = FFh		
PCICFG B4h		Window 3 St	op Address Regi	ster - Byte 0: Add	Iress Bits [7:0]		Default = 00h
<ul> <li>Window 3 Stop Address Bits:</li> <li>Register bits [31:0] indicate the stop address for one of the eight memory or I/O windows.</li> </ul>					O: returns 0		
PCICFG B5h		Window 3 Sto	p Address Regis	ster - Byte 1: Add	ress Bits [15:8]		Default = 00h
PCICFG B6h		Window 3 Sto	p Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = 00h
PCICFG B7h	h Window 3 Stop Address Register - Byte 3: Address Bits [31:24] Default					Default = 00h	
PCICFG B8h		Window	v 3 Mask Registe	er - Byte 0: Mask I	Bits [7:0]		Default = 03h
<ul><li>Setting any</li><li>The register</li></ul>	ster bits [23:2] allow y bit to a 1 masks er should be writte ire always 11 (mas	out the compariso n to 0 to decode tl	n on this bit.	t the memory or I/C	) address space.		O: returns 1.
PCICFG B9h	· ·	Window	3 Mask Registe	r - Byte 1: Mask E	Bits [15:8]	1	Default = 00h
PCICFG BAh		Window	3 Mask Register	- Byte 2: Mask B	its [23:16]		Default = 00h
Bit 23 Reserved				Bits [22:16]			
PCICFG BBh			Window 3 Co	ontrol Register			Default = 00h
				-			





7	6	5	4	3	2	1	0
Window points to ISA bus:	Reads are prefetchable:	Writes can be posted:	Reserved	Cycle qualifier:	Window 3 Trap/SMI#:	Rese	erved
0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes		0 = I/O (Default) 1 = Memory	0 = Disable 1 = Enable		
	Set to 0 for I/O window	Set to 0 for I/O window					
PCICFG BCh-EFh			Res	erved			Default = 00h

Table 5-6 Docking Station Window Registers - PCICFG 80h-EFh (cont.)

## 5.6 PCI Power Management Register Group

the following registers comprise the PCI Power Management Register Group.

## Table 5-7 PCI Power Management Registers - PCICFG F0h-FFh

PCICFG F0h		Capabilities ID Register (RO)			Default = 01h
This register always	returns 01h to identify the Linked	List item as being the PCI Power	Vanagement Regi	sters.	
PCICFG F1h	Next Item Pointer Register (RO)				Default = 00h
Value of 0 indicates	no additional items in Capabilitie	s List			
PCICFG F2h	Power	Anagement Capabilities Registe	r - Byte 0		Default = 01h
Reserve	served Device Specific Reserved Individualization 0 = No (always)				
PCICFG F3h	Power M	lanagement Capabilities Registe	r - Byte 1		Default = 06h
	Reserved		Supports D2 Power Manage- ment State 1 = Yes (always)	Support D1 Power Manage- ment State 1 = Yes (always)	Reserved
PCICFG F4h	Power Ma	anagement Control/Status Regist	ter - Byte 0		Default = 00h
	Rese	rved		Power 00 = Si 01 = Si 10 = Si 11 = Sta	tate D0 tate D1
PCICFG F5h	Power Ma	anagement Control/Status Regist	ter - Byte 1		Default = 00h
PME Status 0 = Inactive 1 = Active Write 1 to clear		Data Register (not Implemented)			PME# PCI Function 0 = Disable 1 = Enabled



## Table 5-7 PCI Power Management Registers - PCICFG F0h-FFh (cont.)

PCICFG F6h		PCI-to-PCI Bridge Support Extensions Register (RO)	Default = C0h
FCICEG FOIL		PCI-to-PCI bildge Support Extensions Register (RO)	Delault = Col
Bus Power Clock Control	B2/B3 Support for D3hot	Reserved	
1 = Enabled (always)	1 =Enable (always)*		
* Indicates that	when Power State	is programmed to D3hot, secondary PCI clocks will be stopped.	
PCICFG F7h		Data Register (RO)	Default = 00h
		Data Register not implemented	
	-	Decomined	
PCICFG F8h-FFI	ו	Reserved	Default = 00h



Page 42 January 08, 1998

## 6.0 Electrical Ratings

Stresses above those listed in the following tables may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied.

## 6.1 Absolute Maximum Ratings

		5.0 Volt		3.3		
Symbol	Parameter	Min	Мах	Min	Мах	Unit
VCC	Supply Voltage		+6.5		+4.0	V
VI	Input Voltage	-0.5	VCC + 0.5	-0.5	VCC + 0.5	V
VO	Output Voltage	-0.5	VCC + 0.5	-0.5	VCC + 0.5	V
TOP	Operating Temperature	0	+70	0	+70	°C
TSTG	Storage Temperature	-40	+125	-40	+125	°C

## 6.2 DC Characteristics: VCC = 3.3V or 5.0V ±5%, TA = 0°C to +70°C

Symbol	Parameter	Min	Max	Unit	Condition
VIL	Input low Voltage	-0.5	+0.8	V	
VIH	Input high Voltage	+2.0	VCC + 0.5	V	
VOL	Output low Voltage		+0.4	V	IOL = 4.0mA
VOH	Output high Voltage	+2.4		V	IOH = -1.6mA
IIL	Input Leakage Current		+10.0	μA	VIN = VCC
IOZ	Tristate Leakage Current		+10.0	μA	
CIN	Input Capacitance		+10.0	pF	
COUT	Output Capacitance		+10.0	pF	
ICC	Power Supply Current 3.3V Core 5.0V Core		100 150	mA	Fully active




## 6.3 AC Characteristics

Sym	Parameter	Min	Мах	Unit	Figure
Prima	ry PCI Bus				
t100	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# setup time to PCICLK rising	7		ns	6-1
t101	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# hold time from PCICLK rising	0		ns	6-2
t102	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# valid delay from PCICLK rising	2	11	ns	6-3
t103	REQ# setup time to PCICLK rising	12		ns	6-1
t104	REQ# hold time from PCICLK rising	0		ns	6-2
t105	GNT# valid delay from PCICLK rising	2	12	ns	6-3
Secor	idary PCI Bus				
t200	CC/BE[3:0]#, CAD[31:0], CFRAME#, CIRDY#, CTRDY#, CSTOP#, CDEVSEL#, CBLOCK#, CPAR, CSERR#, CPERR# setup time to PCICLK rising	7		ns	6-1
t201	CC/BE[3:0]#, CAD[31:0], CFRAME#, CIRDY#, CTRDY#, CSTOP#, CDEVSEL#, CBLOCK#, CPAR, CSERR#, CPERR# hold time from PCICLK rising	0		ns	6-2
t202	CC/BE[3:0]#, CAD[31:0], CFRAME#, CIRDY#, CTRDY#, CSTOP#, CDEVSEL#, CBLOCK#, CPAR, CSERR#, CPERR# valid delay from PCICLK rising	2	11	ns	6-3
t203	CREQ[3:0]# setup time to PCICLK rising	12		ns	6-1
t204	CREQ[3:0]# hold time from PCICLK rising	0		ns	6-2
t205	CGNT[3:0]# valid delay from PCICLK rising	2	12	ns	6-3
t206	PCIRQ[3:0]# setup time to PCICLK rising	5		ns	6-1
t207	PCIRQ[3:0]# hold time from PCICLK rising	3		ns	6-2
t208	PCIRQ[3:0]# valid delay from PCICLK rising	2	16	ns	6-3



Page 44 January 08, 1998

## 6.4 AC Timing Diagrams



## Figure 6-1 Setup Timing Waveform







Figure 6-3 Output Delay Timing Waveform








Page 46 January 08, 1998

#### 7.0 **Mechanical Package Outline**









Page 48

## Appendix A IRQ Driveback Protocol

The OPTi PCI IRQ Driveback cycle provides a clean and simple way to convey interrupt and DMA status information to the host. The protocol is reliable and does not in any way compromise PCI compatibility.

- 1. Whenever a PCI peripheral device must signal an IRQ or SMI# to the system, it asserts its REQ# line to the host for one PCI clock, deasserts it for one PCI clock, then asserts it again and keeps it low until acknowledged.
- The host recognizes this sequence as a high-priority request and immediately removes all other bus grants (GNT# lines). Once the previous bus owner is off the bus, the host acknowledges the high-priority request with GNT# as usual.
- 3. The peripheral device logic runs an I/O write cycle to the IRQ Driveback address specified in the PCI configuration registers, and releases REQ#.
- 4. The host latches the information on AD[31:0] and sets the IRQ lines appropriately.
- 5. An optional second burst data cycle can take place to convey additional interrupt information.

PCI-type devices on the secondary side of bridge chips can use this same protocol to convey their interrupt requests through the bridge to the host. The format of the driveback cycle request is illustrated in the figure. A second data phase is also possible.

## A.1 Driveback Cycle Format

The charts below illustrate the interrupt information indicated IRQ bits indicate whether that IRQ line is being driven high or low. The EN# bits indicate whether that IRQ is enabled to be changed or not. When the EN# bit is low, the value on the IRQ bit is valid. The device containing the central interrupt controller claims this I/O write cycle, and can then change its internal IRQ line state to match the value sent.

When a PCI device needs to generate an interrupt to the system, it runs a driveback cycle with the Enable bit low for each IRQ line under its control. For example, a device on PCI could run a driveback cycle with IRQ3 high and EN3# low to generate IRQ3 to the system. When the interrupt has been serviced and the device deasserts its interrupt, it starts another driveback cycle with IRQ3 low and EN3# low.

During both of these instances, if the device controls interrupts other than IRQ3, it must set its EN# bits low for **all** channels it controls, not just for the interrupt whose state has changed. The other IRQs must be driven with their previously used values.

## Figure A-1 IRQ Driveback Cycle High-Priority Request




Table A-1	Information Provided on a Driveback Cycle
-----------	---

Low	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
Word	IRQ15	IRQ14	IRQ13	IRQ12	IRQ11	IRQ10	IRQ9	IRQ8	IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0
High	AD31	AD30	AD29	AD28	AD27	AD26	AD25	AD24	AD23	AD22	AD21	AD20	AD19	AD18	AD17	AD16
Word	EN15#	EN14#	EN13#	EN12#	EN11#	EN10#	EN9#	EN8#	EN7#	EN6#	EN5#	EN4#	EN3#	EN2#	EN1#	EN0#



There is a convention for assignment of otherwise unusable IRQs:

- IRQ2 generates an SMI#. Note that the sense of IRQ2 is still active high. In this way, devices that use IRQ driveback can generate SMI# simply by routing their normal interrupt to IRQ2 without needing to change the polarity of the interrupt generation logic.
- IRQ13 generates an NMI. This feature allows PCI-to-ISA bridges such as the 82C825 chip to return the CHCK# sig-

nal from the ISA bus across the PCI bus. The sense of IRQ13 is active high.

Table A-2 illustrates the format of the optional second data phase of the IRQ driveback cycle. This phase is presently reserved for returning the PCI interrupts and ACPI Events. If the device needs to send back level-model interrupts, it bursts the information on the PCI clock following data phase one. The IRQ driveback address automatically increments to (base +4) per PCI requirements. It is also allowable for devices to drive back only phase 2, by directly accessing the (base +4) address.

Table A	Table A-2         Information Provided on a Optional Data Phase 2 of IRQ Driveback Cycle															
Low Word	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
	Rsvd	Rsvd	Rsvd	Rsvd	Rsvd	Rsvd	Rsvd	Rsvd	ACPI3	ACPI2	ACPI1	ACPI0	PCIRQ 3	PCIRQ 2	PCIRQ 1	PCIRQ 0
High	AD31	AD30	AD29	AD28	AD27	AD26	AD25	AD24	AD23	AD22	AD21	AD20	AD19	AD18	AD17	AD16
Word	AD31	AD30	AD29	AD20	AD21	AD20	AD25	AD24	AD23	ADZZ	ADZT	AD20	ADIS	AD10	ADT	AD 10
	Rsvd	Rsvd	Rsvd	Rsvd	Rsvd	Rsvd	Rsvd	Rsvd	EN ACPI3#	EN ACPI2#	EN ACPI1#	EN ACPI0#	ENP3#	ENP2#	ENP1#	ENP0#

#### A.2 Edge vs Level Mode, IRQ Polarity

The IRQs driven back in data phase 1 are interpreted as edge-mode interrupts, as expected for AT compatibility. The AD[15:0] signals are interpreted as active when high (1); the Enable (EN#) signals AD[31:16] are active when low (0).

In optional data phase 2, the PCIRQ0-3 bits are interpreted as level-mode interrupts by the host hardware. As with data phase 1, the controls indicated by AD[15:0] are interpreted as active when high; the Enable (EN#) controls on AD[31:16] are active when low. Note that PCI signals INTA-D# are active low by definition.

#### Host Handling of IRQ Driveback A.3 Information

The host chipset must handle the IRQ driveback information differently depending on whether the selected interrupt is sharable or not. Generally the ISA IRQ lines need no special consideration.

However, the INTA-D# lines can be shared by multiple devices on the PCI bus. Thus, one device could perform an IRQ driveback to set the INTx# line active for its purposes, while another device could follow immediately by setting the same INTx# line inactive. Therefore, the host is required to implement a counter in this case, so that it considers the line inactive only after it has received the same number of activegoing drivebacks as it has inactive-going drivebacks.

A three-bit counter can be considered sufficient to handle the situation, since this would allow up to seven devices to chain to the same interrupt. It is unlikely that system requirements would exceed this number given the latency penalty incurred.





# **Sales Information**

#### **HEADQUARTERS:**

**OPTi Inc.** 888 Tasman Drive Milpitas, CA 95035 tel: 408-486-8000 fax: 408-486-8011

#### **SALES OFFICES:**

Japan OPTi Japan KK Murata Building 6F, 2-22-7 Ohhashi Meguro-ku Tokyo 153, Japan tel: 81-3-5454-0178 fax: 81-3-5454-0168

#### Taiwan

OPTi Inc. 9F, No 303, Sec 4, Hsin Yih Road Taipei, Taiwan, ROC tel: 886-2-325-8520 fax: 886-2-325-6520

#### **United States**

OPTi Inc. 20405 State Highway 249, Ste. #220 Houston, TX 77070 tel: 281-257-1856 fax: 281-257-1825

#### **REPRESENTATIVES:**

#### **United States**

Alabama/Mississippi

Concord Component Reps 190 Line Quarry Rd., Ste. #102 Madison, AL 35758 tel: 205-772-8883 fax: 205-772-8262

#### Florida

Engineered Solutions Ind., Inc. 1000 E. Atlantic Blvd., Ste. #202 Pompano Beach, FL 33060 tel: 305-784-0078 fax: 305-781-7722

#### Georgia

Concord Component Reps 6825 Jimmy Carter Blvd., Ste. #1303 Norcross, GA 30071 tel: 770-416-9597 fax: 770-441-0790

#### Illinois

Micro-Tex, Inc. 1870 North Roselle Rd., Ste. #107 Schaumburg, IL 60195-3100 tel: 708-885-8200 fax: 708-885-8210

#### Massachusetts

**S-J Associates, Inc.** 267 Boston Road Corporate Place, Ste. #3 N. Billerica, MA 01862 tel: 508-670-8899 fax: 508-670-8711

their respective owners.

### Michigan

Jay Marketing 44752 Helm Street., Ste. A Plymouth, MI 48170 tel: 313-459-1200 fax: 313-459-1697

#### New Jersey

S-J Associates, Inc. 131-D Gaither Dr. Mt. Laurel, NJ 08054 tel: 609-866-1234 fax: 609-866-8627

#### New York

**S-J Associates, Inc.** 265 Sunrise Highway Rockville Centre, NY 11570 tel: 516-536-4242 fax: 516-536-9638

S-J Associates, Inc. 735 Victor-Pittsford Victor, NY 14564 tel: 716-924-1720

#### North & South Carolina

**Concord Component Reps** 10608 Dunhill Terrace Raleigh, NC 27615 tel: 919-846-3441 fax: 919-846-3401

#### Ohio/W. Pennsylvania

Lyons Corp. 4812 Fredrick Rd., Ste. #101 Dayton, OH 45414 tel: 513-278-0714 fax: 513-278-3609

#### Lyons Corp. 4615 W. Streetsboro Richfield OH 44286

Richfield, OH 44286 tel: 216-659-9224 fax: 216-659-9227

Lyons Corp. 248 N. State St. Westerville, OH 43081 tel: 614-895-1447 fax: Same

#### Texas

Axxis Technology Marketing, Inc. 701 Brazos, Suite 500 Austin, TX 78701 tel: 512-320-9130 fax: 512-320-5730

#### Axxis Technology Marketing, Inc.

6804 Ashmont Drive Plano, TX 75023 tel: 214-491-3577 fax: 214-491-2508

#### Virginia

S-J Associates, Inc. 900 S. Washington St., Ste. #307 Falls Church, VA 22046 tel: 703-533-2233 fax: 703-533-2236

### Wisconsin

Micro-Tex, Inc. 22660 Broadway, Ste. #4A Waukesha, WI 53186 tel: 414-542-5352 fax: 414-542-7934

#### International

Australia

**Braemac Pty. Ltd.** Unit 6, 111 Moore St., Leichhardt Sydney, 2040 Australia tel: 61-2-550-6600 fax: 61-2-550-6377

#### China

Legend Electronic Components. Ltd. Unit 413, Hong Kong Industrial Technology Centre 72 Tat Chee Avenue Kowloon Tong, Hong Kong tel: 852-2776-7708 fax: 852-2652-2301

#### France

**Tekelec Airtronic, France** 5, Rue Carle Vernet 92315 Sevres Cedex France tel: 33-1-46-23-24-25 fax: 33-1-45-07-21-91

#### Germany

Kamaka Rheinsrasse 22 76870 Kandel Germany tel: 49-7275-958211 fax: 49-7275-958220

#### India

Spectra Innovation Unit S-822 Manipal Centre 47 Dickenson Road Bangalore 560-042 Kamataka, India tel: 91-80-558-8323/3977 fax: 91-80-558-6872

#### Israel

Ralco Components (1994) Ltd. 11 Benyamini St. 67443 Tel Aviv Israel tel: 972-3-6954126 fax: 972-3-6951743

#### Korea

Woo Young Tech Co., Ltd. 5th Floor Koami Bldg 13-31 Yoido-Dong Youngduengpo-Ku Seoul, Korea 150-010 tel: 02-369-7099 fax: 02-369-7091

#### Singapore

Instep Microsolutions Pte Ltd. 18, Tannery Lane, #05-02 Lian Tong Building Singapore 347780 tel: 65-741-7507 fax: 65-741-1478

#### South America

Uniao Digital Rua Guido Caloi Bloco B, Piso 3 Sao Paulo-SP, CEP 05802-140 Brazil tel: 55-11-5514-3355 fax: 55-11-5514-1088

#### Switzerland

Datacomp AG Silbernstrasse 10 8953 Dietikon Switzerland tel: 41-1-740-5140 fax: 41-1-741-3423

#### United Kingdom

Spectrum 2 Grange Mews, Station Road Launton, Bicester Oxfordshire,OX6 0DX UK tel: 44-1869-325174 fax: 44-1869-325175

#### MMD

3 Bennet Court, Bennet Road Reading Berkshire, RG2 0QX UK tel: 44 1734 313232 fax: 44 1734 313255

June 27, 1997

The information contained within this document is subject to change without notice. OPTi Inc. reserves the right to make changes in this manual at any time as well as in the products it describes, at any time without notice or obligation. OPTi Inc. assumes no responsibility for any errors contained within. In no event will OPTi Inc. be liable for any damages, direct, indirect, incidental or consequential resulting from any error, defect, or omission in this specification. Copyright © 1997 by OPTi Inc. All rights reserved. OPTi is a trademark of OPTi Incorporated. All other brand and product names are trademarks or copyrights of

## **OPTi Inc.**

888 Tasman Drive Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001 www.opti.com